Home Interface Ethernet ICs Ethernet retimers, redrivers & mux-buffers

SN65LVCP1412

LAST TIME BUY

14.2-Gbps dual channel, dual mode linear equalizer

Product details

Type Redriver Number of channels 2 Input compatibility CML Speed (max) (Gbps) 14.2 Protocols 10G-KR, 10G-SR/LR, CPRI, Fibre Channel, OBSAI, SAS, SATA Operating temperature range (°C) -40 to 85
Type Redriver Number of channels 2 Input compatibility CML Speed (max) (Gbps) 14.2 Protocols 10G-KR, 10G-SR/LR, CPRI, Fibre Channel, OBSAI, SAS, SATA Operating temperature range (°C) -40 to 85
WQFN (RLH) 24 20 mm² 5 x 4
  • Dual Channel, Uni-Directional, Multi-Rate, Dual-Mode Linear Equalizer with Operation
    up to 14.2Gbps Serial Data Rate for Backplane and Cable Interconnects
  • Linear Equalization Increases Link Margin for Systems
    Implementing Decision Feedback Equalizers (DFE)
  • 18dB Analog Equalization at 7.1GHz with 1dB Step Control for Backplane Mode or Cable Mode
  • Output Linear Dynamic Range: 1200mV
  • Bandwidth: >20GHz – Typical
  • Better than 15dB Return Loss at 7.1GHz
  • Supports Out-of-Band (OOB) Signaling
  • Low Power: Typically 75mW per Channel at 2.5V VCC
  • 24-Terminal QFN (Quad Flatpack, No-Lead) 4mm × 5mm × 0.75mm; 0.5mm Terminal Pitch
  • Excellent Impedance Matching to 100Ω Differential PCB Transmission Lines
  • GPIO or I2C Control
  • 2.5V and 3.3V±5% Single Power Supply
  • 2kV ESD (HBM)
  • Flow-Through Pin-Out Provides Ease of Routing
  • Small Package Size Saves Board Space
  • Dual Channel, Uni-Directional, Multi-Rate, Dual-Mode Linear Equalizer with Operation
    up to 14.2Gbps Serial Data Rate for Backplane and Cable Interconnects
  • Linear Equalization Increases Link Margin for Systems
    Implementing Decision Feedback Equalizers (DFE)
  • 18dB Analog Equalization at 7.1GHz with 1dB Step Control for Backplane Mode or Cable Mode
  • Output Linear Dynamic Range: 1200mV
  • Bandwidth: >20GHz – Typical
  • Better than 15dB Return Loss at 7.1GHz
  • Supports Out-of-Band (OOB) Signaling
  • Low Power: Typically 75mW per Channel at 2.5V VCC
  • 24-Terminal QFN (Quad Flatpack, No-Lead) 4mm × 5mm × 0.75mm; 0.5mm Terminal Pitch
  • Excellent Impedance Matching to 100Ω Differential PCB Transmission Lines
  • GPIO or I2C Control
  • 2.5V and 3.3V±5% Single Power Supply
  • 2kV ESD (HBM)
  • Flow-Through Pin-Out Provides Ease of Routing
  • Small Package Size Saves Board Space

The SN65LVCP1412 is an asynchronous, protocol-agnostic, low latency, two-channel linear equalizer optimized for use up to 14.2Gbps and compensates for losses in backplane or active cable applications. The architecture of SN65LVCP1412 is designed to work with an ASIC or a FPGA with digital equalization employing Decision Feedback Equalizers (DFE). SN65LVCP1412 linear equalizer preserves the shape of the transmitted signal ensuring optimum DFE performance. SN65LVCP1412 provides a low power solution while at the same time extending the effectiveness of DFE.

SN65LVCP1412 is configurable via I2C or GPIO interface. Using the I2C interface of the SN65LVCP1412 enables the user to control independently the Equalization, Path Gain, and Output Dynamic Range for each individual channel. In GPIO mode, Equalization, Path Gain, and Output Dynamic Range can be set for all channels using the GPIO Input pins.

SN65LVCP1412 outputs can be disabled independently via I2C.

The SN65LVCP1412 operates from a single 2.5V or 3.3V power supply.

The package for the SN65LVCP1412 is a 24 pin 4mm x 5mm x 0.75mm QFN (Quad Flatpack, No-lead) lead-free package with 0.5mm pitch, and characterized for operation from –40°C to 85°C.

The SN65LVCP1412 is an asynchronous, protocol-agnostic, low latency, two-channel linear equalizer optimized for use up to 14.2Gbps and compensates for losses in backplane or active cable applications. The architecture of SN65LVCP1412 is designed to work with an ASIC or a FPGA with digital equalization employing Decision Feedback Equalizers (DFE). SN65LVCP1412 linear equalizer preserves the shape of the transmitted signal ensuring optimum DFE performance. SN65LVCP1412 provides a low power solution while at the same time extending the effectiveness of DFE.

SN65LVCP1412 is configurable via I2C or GPIO interface. Using the I2C interface of the SN65LVCP1412 enables the user to control independently the Equalization, Path Gain, and Output Dynamic Range for each individual channel. In GPIO mode, Equalization, Path Gain, and Output Dynamic Range can be set for all channels using the GPIO Input pins.

SN65LVCP1412 outputs can be disabled independently via I2C.

The SN65LVCP1412 operates from a single 2.5V or 3.3V power supply.

The package for the SN65LVCP1412 is a 24 pin 4mm x 5mm x 0.75mm QFN (Quad Flatpack, No-lead) lead-free package with 0.5mm pitch, and characterized for operation from –40°C to 85°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet 14.2-GBPS DUAL CHANNEL, DUAL MODE LINEAR EQUALIZER datasheet 19 Sep 2012
Application note The Benefits of Using Linear Equalization in Backplane and Cable Applications 31 Jan 2013
EVM User's guide SN65LVCP1414 EVM User's Guide 02 Jul 2012
User guide SN65LVCP1414 Graphical User Interface Guide 02 Jul 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

GUI for evaluation module (EVM)

SN65LVCP1414EVM-GUI SN65LVCP1414 EVM GUI

Supported products & hardware

Supported products & hardware

Products
Ethernet retimers, redrivers & mux-buffers
SN65LVCP1412 14.2-Gbps dual channel, dual mode linear equalizer SN65LVCP1414 14.2-Gbps quad channel, dual mode linear equalizer
Simulation model

SN65LVCP1412 S-Parameter Model

SLLM197.ZIP (5014 KB) - S-Parameter Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
WQFN (RLH) 24 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos