SN74LVC245A (ACTIVE) Octal Bus Transceiver With 3-State Outputs

 

Models (2)

Title Category Type Date
IBIS Model of SN74LVC245A (Rev. D) IBIS Model ZIP 02 Dec 2009
HSPICE MODEL OF SN74LVC245A HSpice Model ZIP 30 Aug 2005

Design kits & evaluation modules (1)

Name Part# Type
Generic Logic EVM Supporting 14 through 24 Pin PW, DB, D, DW, NS, P, N, and DGV Packages 14-24-LOGIC-EVM Evaluation Modules & Boards

Reference designs

Cascade imaging radar capture reference design using Jacinto™ ADAS processor

This reference design provides a processing foundation for a cascaded imaging radar system. Cascade radar devices can support front, long-range (LRR) beam-forming applications as well as corner- and side-cascade radar and sensor fusion systems. This reference design provides qualified developers the (...)

View the Important Notice for reference designs covering authorized use, intellectual property matters and disclaimers.