Product details

Number of channels (#) 2 Architecture DSL Line Driver Total supply voltage (Min) (+5V=5, +/-5V=10) 10 Total supply voltage (Max) (+5V=5, +/-5V=10) 28 BW @ Acl (MHz) 160 Acl, min spec gain (V/V) 1 Vn at flatband (Typ) (nV/rtHz) 2.7 Vn at 1 kHz (Typ) (nV/rtHz) 8.5 Iq per channel (Typ) (mA) 21 Vos (offset voltage @ 25 C) (Max) (mV) 50 Rail-to-rail No Features Shutdown, Adjustable BW/IQ/IOUT Operating temperature range (C) -40 to 85 CMRR (Typ) (dB) 65 Input bias current (Max) (pA) 3500000 Offset drift (Typ) (uV/C) 155 GBW (Typ) (MHz) 160 Output current (Typ) (mA) 416 2nd harmonic (dBc) 100 3rd harmonic (dBc) 89 @ MHz 1
Number of channels (#) 2 Architecture DSL Line Driver Total supply voltage (Min) (+5V=5, +/-5V=10) 10 Total supply voltage (Max) (+5V=5, +/-5V=10) 28 BW @ Acl (MHz) 160 Acl, min spec gain (V/V) 1 Vn at flatband (Typ) (nV/rtHz) 2.7 Vn at 1 kHz (Typ) (nV/rtHz) 8.5 Iq per channel (Typ) (mA) 21 Vos (offset voltage @ 25 C) (Max) (mV) 50 Rail-to-rail No Features Shutdown, Adjustable BW/IQ/IOUT Operating temperature range (C) -40 to 85 CMRR (Typ) (dB) 65 Input bias current (Max) (pA) 3500000 Offset drift (Typ) (uV/C) 155 GBW (Typ) (MHz) 160 Output current (Typ) (mA) 416 2nd harmonic (dBc) 100 3rd harmonic (dBc) 89 @ MHz 1
HTSSOP (PWP) 24 34 mm² 4.4 x 7.8 VQFN (RHF) 24 20 mm² 5 x 4 VQFN (RHF) 24 20 mm² 5.0 x 4.0
  • Low Power Consumption:
    • Full Bias Mode: 21 mA per Port
    • Mid Bias Mode: 16.2 mA per Port
    • Low Bias Mode: 11.2 mA per Port
    • Low-Power Shutdown Mode
    • IADJ Pin for Variable Bias
  • Low Noise:
    • Voltage Noise: 2.7 nV/√Hz
    • Inverting Current Noise: 17 pA/√Hz
    • Noninverting Current Noise: 1.2 pA/√Hz
  • Low MTPR Distortion:
    • 70 dB with 20.5 dBm G.993.2—Profile 8b
  • –93 dBc HD3 (1 MHz, 100-Ω Differential)
  • High Output Current: > 416 mA (25-Ω Load)
  • Wide Output Swing: 43.2 VPP (±12 V, 100-Ω Differential Load)
  • Wide Bandwidth: 150 MHz (GDIFF = 10 V/V)
  • PSRR: 50 dB at 1 MHz for Good Isolation
  • Wide Power-Supply Range: 10 V to 28 V
  • Low Power Consumption:
    • Full Bias Mode: 21 mA per Port
    • Mid Bias Mode: 16.2 mA per Port
    • Low Bias Mode: 11.2 mA per Port
    • Low-Power Shutdown Mode
    • IADJ Pin for Variable Bias
  • Low Noise:
    • Voltage Noise: 2.7 nV/√Hz
    • Inverting Current Noise: 17 pA/√Hz
    • Noninverting Current Noise: 1.2 pA/√Hz
  • Low MTPR Distortion:
    • 70 dB with 20.5 dBm G.993.2—Profile 8b
  • –93 dBc HD3 (1 MHz, 100-Ω Differential)
  • High Output Current: > 416 mA (25-Ω Load)
  • Wide Output Swing: 43.2 VPP (±12 V, 100-Ω Differential Load)
  • Wide Bandwidth: 150 MHz (GDIFF = 10 V/V)
  • PSRR: 50 dB at 1 MHz for Good Isolation
  • Wide Power-Supply Range: 10 V to 28 V

The THS6214 is a dual-port, current-feedback architecture, differential line driver amplifier system ideal for xDSL systems. The device is targeted for use in very-high-bit-rate digital subscriber line 2 (VDSL2) line driver systems that enable greater than 14.5-dBm line power, supporting the G.993.2 VDSL2 17a profile. The device is also fast enough to support central-office transmissions of 14.5-dBm line power up to 30 MHz. The device is also targeted for use as a broadband or wideband power line communications (PLC) amplifier for line driver applications.

The unique architecture of the THS6214 uses minimal quiescent current and still achieves very high linearity. Differential distortion, under full bias conditions, is –93 dBc at 1 MHz and reduces to only –73 dBc at 10 MHz. Fixed multiple bias settings of the amplifiers allow for enhanced power savings for line lengths where the full performance of the amplifier is not required. To allow for even more flexibility and power savings, an adjustable current pin (IADJ) is available to further lower the bias currents.

The wide output swing of 43.2 VPP (100-Ω differential load) with ±12-V power supplies, coupled with over 416-mA current drive (25-Ω load), allows for wide dynamic headroom, keeping distortion minimal.

The THS6214 is available in a VQFN-24 or a HTSSOP-24 PowerPAD™ package.

The THS6214 is a dual-port, current-feedback architecture, differential line driver amplifier system ideal for xDSL systems. The device is targeted for use in very-high-bit-rate digital subscriber line 2 (VDSL2) line driver systems that enable greater than 14.5-dBm line power, supporting the G.993.2 VDSL2 17a profile. The device is also fast enough to support central-office transmissions of 14.5-dBm line power up to 30 MHz. The device is also targeted for use as a broadband or wideband power line communications (PLC) amplifier for line driver applications.

The unique architecture of the THS6214 uses minimal quiescent current and still achieves very high linearity. Differential distortion, under full bias conditions, is –93 dBc at 1 MHz and reduces to only –73 dBc at 10 MHz. Fixed multiple bias settings of the amplifiers allow for enhanced power savings for line lengths where the full performance of the amplifier is not required. To allow for even more flexibility and power savings, an adjustable current pin (IADJ) is available to further lower the bias currents.

The wide output swing of 43.2 VPP (100-Ω differential load) with ±12-V power supplies, coupled with over 416-mA current drive (25-Ω load), allows for wide dynamic headroom, keeping distortion minimal.

The THS6214 is available in a VQFN-24 or a HTSSOP-24 PowerPAD™ package.

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet THS6214 Dual-Port, Differential, VDSL2 Line Driver Amplifiers datasheet (Rev. A) 24 Mar 2017
E-book The Signal e-book: A compendium of blog posts on op amp design topics 28 Mar 2017
Application note Noise Analysis for High Speed Op Amps (Rev. A) 17 Jan 2005

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Package Pins Download
HTSSOP (PWP) 24 View options
VQFN (RHF) 24 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos