Product details

Number of channels (#) 4 FIFOs (bytes) 64 Rx FIFO trigger levels (#) 16 Tx FIFO trigger levels (#) 16 Programmable FIFO trigger levels Yes CPU interface X86 Baud rate (max) at Vcc = 1.8 V & with 16X sampling (Mbps) Baud rate (max) at Vcc = 2.5 V & with 16X sampling (Mbps) Baud rate (max) at Vcc = 3.3 V & with 16X sampling (Mbps) 2 Baud rate (max) at Vcc = 5.0 V & with 16X sampling (Mbps) 3 Operating voltage (V) 3.3, 5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (C) -40 to 85
Number of channels (#) 4 FIFOs (bytes) 64 Rx FIFO trigger levels (#) 16 Tx FIFO trigger levels (#) 16 Programmable FIFO trigger levels Yes CPU interface X86 Baud rate (max) at Vcc = 1.8 V & with 16X sampling (Mbps) Baud rate (max) at Vcc = 2.5 V & with 16X sampling (Mbps) Baud rate (max) at Vcc = 3.3 V & with 16X sampling (Mbps) 2 Baud rate (max) at Vcc = 5.0 V & with 16X sampling (Mbps) 3 Operating voltage (V) 3.3, 5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (C) -40 to 85
LQFP (PN) 80 196 mm² 14 x 14 PLCC (FN) 68 633 mm² 25.15 x 25.15
  • ST16C654 Pin Compatible With Additional Enhancements
  • Supports Up To 24-MHz Crystal Input Clock ( 1.5 Mbps)
  • Supports Up To 48-MHz Oscillator Input Clock ( 3 Mbps) for 5-V Operation
  • Supports Up To 32-MHz Oscillator Input Clock ( 2 Mbps) for 3.3-V Operation
  • 64-Byte Transmit FIFO
  • 64-Byte Receive FIFO With Error Flags
  • Programmable and Selectable Transmit and Receive FIFO Trigger Levels for DMA and Interrupt Generation
  • Programmable Receive FIFO Trigger Levels for Software/Hardware Flow Control
  • Software/Hardware Flow Control
    • Programmable Xon/Xoff Characters
    • Programmable Auto-RTS\ and Auto-CTS\
  • Optional Data Flow Resume by Xon Any Character
  • DMA Signalling Capability for Both Received and Transmitted Data
  • Supports 3.3-V or 5-V Supply
  • Characterized for Operation From –40°C to 85°C
  • Software Selectable Baud Rate Generator
  • Prescalable Provides Additional Divide by 4 Function
  • Fast Access 2 Clock Cycle IOR\/IOW\ Pulse Width
  • Programmable Sleep Mode
  • Programmable Serial Interface Characteristics
    • 5, 6, 7, or 8-Bit Characters
    • Even, Odd, or No Parity Bit Generation and Detection
    • 1, 1.5, or 2 Stop Bit Generation
  • False Start Bit Detection
  • Complete Status Reporting Capabilities in Both Normal and Sleep Mode
  • Line Break Generation and Detection
  • Internal Test and Loopback Capabilities
  • Fully Prioritized Interrupt System Controls
  • Modem Control Functions (CTS\, RTS\, DSR\, DTR\, RI\, and CD\)
  • ST16C654 Pin Compatible With Additional Enhancements
  • Supports Up To 24-MHz Crystal Input Clock ( 1.5 Mbps)
  • Supports Up To 48-MHz Oscillator Input Clock ( 3 Mbps) for 5-V Operation
  • Supports Up To 32-MHz Oscillator Input Clock ( 2 Mbps) for 3.3-V Operation
  • 64-Byte Transmit FIFO
  • 64-Byte Receive FIFO With Error Flags
  • Programmable and Selectable Transmit and Receive FIFO Trigger Levels for DMA and Interrupt Generation
  • Programmable Receive FIFO Trigger Levels for Software/Hardware Flow Control
  • Software/Hardware Flow Control
    • Programmable Xon/Xoff Characters
    • Programmable Auto-RTS\ and Auto-CTS\
  • Optional Data Flow Resume by Xon Any Character
  • DMA Signalling Capability for Both Received and Transmitted Data
  • Supports 3.3-V or 5-V Supply
  • Characterized for Operation From –40°C to 85°C
  • Software Selectable Baud Rate Generator
  • Prescalable Provides Additional Divide by 4 Function
  • Fast Access 2 Clock Cycle IOR\/IOW\ Pulse Width
  • Programmable Sleep Mode
  • Programmable Serial Interface Characteristics
    • 5, 6, 7, or 8-Bit Characters
    • Even, Odd, or No Parity Bit Generation and Detection
    • 1, 1.5, or 2 Stop Bit Generation
  • False Start Bit Detection
  • Complete Status Reporting Capabilities in Both Normal and Sleep Mode
  • Line Break Generation and Detection
  • Internal Test and Loopback Capabilities
  • Fully Prioritized Interrupt System Controls
  • Modem Control Functions (CTS\, RTS\, DSR\, DTR\, RI\, and CD\)

The TL16C754B is a quad universal asynchronous receiver/transmitter (UART) with 64-byte FIFOs, automatic hardware/software flow control, and data rates up to 3 Mbps. The TL16C754B offers enhanced features. It has a transmission control register (TCR) that stores received FIFO threshold level to start/stop transmission during hardware and software flow control. With the FIFO RDY register, the software gets the status of TXRDY/RXRDY for all four ports in one access. On-chip status registers provide the user with error indications, operational status, and modem interface control. System interrupts may be tailored to meet user requirements. An internal loopback capability allows onboard diagnostics.

The UART transmits data sent to it from the peripheral 8-bit bus on the TX signal and receives characters on the RX signal. Characters can be programmed to be 5, 6, 7, or 8 bits. The UART has a 64-byte receive FIFO and transmit FIFO and can be programmed to interrupt at different trigger levels. The UART generates its own desired baud rate based upon a programmable divisor and its input clock. It can transmit even, odd, or no parity and 1, 1.5, or 2 stop bits. The receiver can detect break, idle or framing errors, FIFO overflow, and parity errors. The transmitter can detect FIFO underflow. The UART also contains a software interface for modem control operations, and software flow control and hardware flow control capabilities.

The TL16C754B is available in 80-pin TQFP and 68-pin PLCC packages.

The TL16C754B is a quad universal asynchronous receiver/transmitter (UART) with 64-byte FIFOs, automatic hardware/software flow control, and data rates up to 3 Mbps. The TL16C754B offers enhanced features. It has a transmission control register (TCR) that stores received FIFO threshold level to start/stop transmission during hardware and software flow control. With the FIFO RDY register, the software gets the status of TXRDY/RXRDY for all four ports in one access. On-chip status registers provide the user with error indications, operational status, and modem interface control. System interrupts may be tailored to meet user requirements. An internal loopback capability allows onboard diagnostics.

The UART transmits data sent to it from the peripheral 8-bit bus on the TX signal and receives characters on the RX signal. Characters can be programmed to be 5, 6, 7, or 8 bits. The UART has a 64-byte receive FIFO and transmit FIFO and can be programmed to interrupt at different trigger levels. The UART generates its own desired baud rate based upon a programmable divisor and its input clock. It can transmit even, odd, or no parity and 1, 1.5, or 2 stop bits. The receiver can detect break, idle or framing errors, FIFO overflow, and parity errors. The transmitter can detect FIFO underflow. The UART also contains a software interface for modem control operations, and software flow control and hardware flow control capabilities.

The TL16C754B is available in 80-pin TQFP and 68-pin PLCC packages.

Download

Similar products you might be interested in

open-in-new Compare products
Pin-for-pin with same functionality to the compared device.
TL16C754C ACTIVE Quad UART with 64-Byte FIFO Enhancements include lower supply voltage support, asynch data bus, & auto RS-485 X-cvr/channel

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet TL16C754B: Quad UART with 64-Byte FIFO datasheet (Rev. A) 08 Jun 2004
* Errata TL16C754B Errata 02 Aug 2006
More literature UART Quick Reference Card (Rev. D) 09 Apr 2008

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Package Pins Download
LQFP (PN) 80 View options
PLCC (FN) 68 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos