Top

Product details

Parameters

Number of supplies monitored 1 Threshold voltage 1 (Typ) (V) Adjustable, 2.25, 2.63, 2.93, 4.55 Features Active-low enable, Manual reset, Dual output Reset threshold accuracy (%) 5.4 Output driver type/reset output Active-high, Active-low, Push-pull Time delay (ms) Programmable Rating Catalog Watchdog timer WDI (sec) None Operating temperature range (C) -40 to 125, -40 to 85 open-in-new Find other Supervisor & reset ICs

Package | Pins | Size

PDIP (P) 8 93 mm² 9.81 x 9.43 SOIC (D) 8 19 mm² 3.91 x 4.9 SOIC (D) 8 19 mm² 4.9 x 3.9 TSSOP (PW) 8 19 mm² 3 x 6.4 VSON (DRB) 8 9 mm² 3 x 3 open-in-new Find other Supervisor & reset ICs

Features

  • Power-On Reset Generator
  • Automatic Reset Generation After Voltage Drop
  • Precision Voltage Sensor
  • Temperature-Compensated Voltage Reference
  • Programmable Delay Time by External Capacitor
  • Supply Voltage Range . . . 2 V to 6 V
  • Defined RESET Output from VDD ≥ 1 V
  • Power-Down Control Support for Static RAM With Battery Backup
  • Maximum Supply Current of 16 µA
  • Power Saving Totem-Pole Outputs
  • Temperature Range . . . Up to –55°C to 125°C
open-in-new Find other Supervisor & reset ICs

Description

The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer and microprocessor systems.

During power-on, RESET is asserted when VDD reaches 1 V. After minimum VDD (≥ 2 V) is established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage (VI(SENSE)) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time, td, is determined by an external capacitor:

td = 2.1 × 104 × CT

Where

CT is in farads
td is in seconds

Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed sense threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time, td, has expired.

In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor, the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)

The TLC77xxI is characterized for operation over a temperature range of –40°C to 85°C; the TLC77xxQ is characterized for operation over a temperature range of –40°C to 125°C; and the TLC77xxM is characterized for operation over the full Military temperature range of –55°C to 125°C.

The 3×3 mm DRB package is also available as a non-magnetic package for medical imaging application.

open-in-new Find other Supervisor & reset ICs
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 2
Type Title Date
* Datasheet MicroPower Supply Voltage Supervisors. datasheet (Rev. M) Mar. 19, 2012
E-book Voltage Supervisor and Reset ICs: Tips, Tricks and Basics Jun. 28, 2019

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
PDIP (P) 8 View options
SOIC (D) 8 View options
SON (DRB) 8 View options
TSSOP (PW) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos