Top

Product details

Parameters

DSP 1 C64x DSP MHz (Max) 300 CPU 32-/64-bit PCIe 1 PCI Rating Catalog Operating temperature range (C) 0 to 90 open-in-new Find other Digital signal processors (DSPs)

Package | Pins | Size

FCBGA (ZLZ) 532 529 mm² 23 x 23 open-in-new Find other Digital signal processors (DSPs)

Features

  • Low-Cost, High-Performance Fixed-Point DSP – TMS320C6411
    • 3.33-ns Instruction Cycle Time
    • 300-MHz Clock Rate
    • Eight 32-Bit Instructions/Cycle
    • Twenty-Eight Operations/Cycle
    • 2400 MIPS
    • Fully Software-Compatible With TMS320C62x™
  • VelociTI.2™ Extensions to VelociTI™ Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x™ DSP Core
    • Eight Highly Independent Functional Units With VelociTI™ Extensions:
      • Six ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle
      • Two Multipliers Support Four 16 x 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 x 8-Bit Multiplies (16-Bit Results) per Clock Cycle
    • Non-Aligned Load-Store Architecture
    • 64 32-Bit General-Purpose Registers
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
  • Instruction Set Features
    • Byte-Addressable (8-/16-/32-/64-Bit Data)
    • 8-Bit Overflow Protection
    • Bit-Field Extract, Set, Clear
    • Normalization, Saturation, Bit-Counting
    • VelociTI.2™ Increased Orthogonality
  • L1/L2 Memory Architecture
    • 128K-Bit (16K-Byte) L1P Program Cache (Direct Mapped)
    • 128K-Bit (16K-Byte) L1D Data Cache (2-Way Set-Associative)
    • 2M-Bit (256K-Byte) L2 Unified Mapped RAM/Cache (Flexible RAM/Cache Allocation)
  • 32-Bit External Memory Interface (EMIF)
    • Glueless Interface to Asynchronous Memories (SRAM and EPROM) and Synchronous Memories (SDRAM, SBSRAM, ZBT SRAM, and FIFO)
    • 512M-Byte Total Addressable External Memory Space
  • Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels)
  • Host-Port Interface (HPI)
    • User-Configurable Bus Width (32-/16-Bit)
    • Access to Entire Memory Map
  • 32-Bit/33-MHz, 3.3-V Peripheral Component Interconnect (PCI) Master/Slave Interface Conforms to PCI Specification 2.2
    • Access to Entire Memory Map
    • Three PCI Bus Address Registers:
         Prefetchable Memory
         Non-Prefetchable Memory I/O
    • Four-Wire Serial EEPROM Interface
    • PCI Interrupt Request Under DSP Program Control
    • DSP Interrupt Via PCI I/O Cycle
  • Two Multichannel Buffered Serial Ports (McBSPs)
    • Direct Interface to T1/E1, MVIP, SCSA Framers
    • ST-Bus-Switching Compatible
    • Up to 256 Channels Each
    • AC97-Compatible
    • Serial Peripheral Interface (SPI) Compatible (Motorola™)
  • Three 32-Bit General-Purpose Timers
  • Sixteen General-Purpose I/O (GPIO) Pins
    • Programmable Interrupt/Event Generation Modes
  • Flexible PLL Clock Generator
  • IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
  • 532-Pin Ball Grid Array (BGA) Package (GLZ, ZLZ and CLZ Suffixes), 0.8-mm Ball Pitch
  • 0.13-µm/6-Level Copper Metal Process
    • CMOS Technology
  • 3.3-V I/Os, 1.2-V Internal

TMS320C62x, VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
TMS320C6000, C64x, and C6000 are trademarks of Texas Instruments.
Windows is a registered trademark of the Microsoft Corporation.
Other trademarks are the property of their respective owners.

open-in-new Find other Digital signal processors (DSPs)

Description

The TMS320C64x™ DSPs (including the TMS320C6411 device) are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. The TMS320C6411 (C6411) device is based on the second-generation high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture (VelocTI.2™) developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications. The C64x™ is a code-compatible member of the C6000™ DSP platform.

With performance of up to 2400 million instructions per second (MIPS) at a clock rate of 300 MHz, the C6411 device offers cost-effective solutions to high-performance DSP programming challenges. The C6411 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x™ DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units—two multipliers for a 32-bit result and six arithmetic logic units (ALUs)—with VelociTI.2™ extensions. The VelociTI.2™ extensions in the eight functional units include new instructions to accelerate the performance in key applications and extend the parallelism of the VelociTI™ architecture. The C6411 can produce four 16-bit multiply-accumulates (MACs) per cycle for a total of 600 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 2400 MMACS. The C6411 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals similar to the other C6000™ DSP platform devices.

The C6411 uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 128-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 128-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 2-Mbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory or combinations of cache (up to 256K bytes) and mapped memory. The peripheral set includes two multichannel buffered serial ports (McBSPs); three 32-bit general-purpose timers; a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32); a peripheral component interconnect (PCI); a general-purpose input/output port (GPIO) with 16 GPIO pins; and a glueless external memory interface (32-bit EMIF), which is capable of interfacing to synchronous and asynchronous memories and peripherals.

The C6411 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

open-in-new Find other Digital signal processors (DSPs)
Download

No design support from TI available

This product does not have ongoing design support from TI for new projects, such as new content or software updates. If available, you will find relevant collateral, software and tools in the product folder. You can also search for archived information in the TI E2ETM support forums.

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 65
Type Title Date
* Datasheet TMS320C6411 Fixed-Point Digital Signal Processor datasheet (Rev. I) Jun. 24, 2005
* Errata TMS320C6411 Digital Signal Processor Silicon Errata (Silicon Revisions 1.1, 2.0) (Rev. L) Aug. 17, 2005
Application note How to Migrate CCS 3.x Projects to the Latest CCS Feb. 06, 2020
Technical article Bringing the next evolution of machine learning to the edge Nov. 27, 2018
Technical article Industry 4.0 spelled backward makes no sense – and neither does the fact that you haven’t heard of TI’s newest processor yet Oct. 30, 2018
Technical article How quality assurance on the Processor SDK can improve software scalability Aug. 22, 2018
Technical article Clove: Low-Power video solutions based on Sitara™ AM57x processors Jul. 21, 2016
User guide Emulation and Trace Headers Technical Reference Manual (Rev. I) Aug. 09, 2012
Application note Introduction to TMS320C6000 DSP Optimization Oct. 06, 2011
User guide TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (Rev. J) Jul. 30, 2010
User guide TMS320C6000 DSP Peripherals Overview Reference Guide (Rev. Q) Jul. 02, 2009
Application note TMS320C6000 EMIF-to-External SDRAM Interface (Rev. E) Sep. 04, 2007
Application note Thermal Considerations for the DM64xx, DM64x, and C6000 Devices May 20, 2007
User guide TMS320C6000 DSP External Memory Interface (EMIF) Reference Guide (Rev. E) Apr. 11, 2007
More literature TMS320C6000 DSP TCP/IP Stack Software (Rev. C) Apr. 04, 2007
User guide TMS320C6000 DSP Peripheral Component Interconnect (PCI) Reference Guide (Rev. C) Jan. 25, 2007
User guide TMS320C6000 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide (Rev. G) Dec. 14, 2006
User guide TMS320C6000 DSP Enhanced Direct Memory Access (EDMA) Controller Reference Guide (Rev. C) Nov. 15, 2006
User guide TMS320C64x DSP Two-Level Internal Memory Reference Guide (Rev. C) Feb. 28, 2006
User guide TMS320C6000 DSP Host-Post Interface (HPI) Reference Guide (Rev. C) Jan. 01, 2006
Application note Migrating from TMS320C64x to TMS320C64x+ (Rev. A) Oct. 20, 2005
User guide TMS320C6000 DSP Power-Down Logic and Modes Reference Guide (Rev. C) Mar. 01, 2005
User guide TMS320C6000 DSP 32-bit Timer Reference Guide (Rev. B) Jan. 25, 2005
Application note Migrating From TMS320C6416/15/14/11 Rev 1.1 to Rev 2.0 Oct. 19, 2004
Application note Use and Handling of Semiconductor Packages With ENIG Pad Finishes Aug. 31, 2004
Application note TMS320C6000 Tools: Vector Table and Boot ROM Creation (Rev. D) Apr. 26, 2004
Application note TMS320C6000 Board Design: Considerations for Debug (Rev. C) Apr. 21, 2004
User guide TMS320C6000 DSP General-Purpose Input/Output (GPIO) Reference Guide (Rev. A) Mar. 25, 2004
Application note TMS320C6000 McBSP Initialization (Rev. C) Mar. 08, 2004
Application note TMS320C6000 EDMA IO Scheduling and Performance Mar. 05, 2004
Application note TMS320C64x EDMA Performance Data Mar. 05, 2004
Application note TMS320C64x EDMA Architecture Mar. 03, 2004
Application note TMS320C64x DSP Peripheral Component Interconnect (PCI) Performance Oct. 31, 2003
Application note TMS320C64x DSP Host Port Interface (HPI) Performance Oct. 24, 2003
Application note How to Begin Development Today With the TMS320C6411 DSP (Rev. B) Aug. 15, 2003
User guide TMS320C6000 DSP Designing for JTAG Emulation Reference Guide Jul. 31, 2003
Application note TMS320C6411 Power Consumption Summary (Rev. A) Jul. 21, 2003
User guide TMS320C6000 DSP Cache User's Guide (Rev. A) May 05, 2003
Application note Using IBIS Models for Timing Analysis (Rev. A) Apr. 15, 2003
Application note TMS320C6000 McBSP Interface to an ST-BUS Device (Rev. B) Jun. 04, 2002
Application note TMS320C6000 HPI to PCI Interfacing Using the PLX PCI9050 (Rev. C) Apr. 17, 2002
Application note TMS320C6000 Board Design for JTAG (Rev. C) Apr. 02, 2002
More literature TMS320C6411 Fixed-Point DSP Product Bulletin Mar. 20, 2002
Application note TMS320C6000 EMIF to External Flash Memory (Rev. A) Feb. 13, 2002
Application note Cache Usage in High-Performance DSP Applications with the TMS320C64x Dec. 13, 2001
Application note Using a TMS320C6000 McBSP for Data Packing (Rev. A) Oct. 31, 2001
Application note TMS320C6000 Enhanced DMA: Example Applications (Rev. A) Oct. 24, 2001
Application note Interfacing theTMS320C6000 EMIFto a PCI Bus Using the AMCC S5933 PCI Controller (Rev. A) Sep. 30, 2001
Application note TMS320C6000 Host Port to MC68360 Interface (Rev. A) Sep. 30, 2001
Application note TMS320C6000 EMIF to External Asynchronous SRAM Interface (Rev. A) Aug. 31, 2001
Application note TMS320C6000 Host Port to the i80960 Microprocessors Interface (Rev. A) Aug. 31, 2001
Application note Using the TMS320C6000 McBSP as a High Speed Communication Port (Rev. A) Aug. 31, 2001
Application note TMS320C6000 System Clock Circuit Example (Rev. A) Aug. 15, 2001
Application note TMS320C6000 McBSP to Voice Band Audio Processor (VBAP) Interface (Rev. A) Jul. 23, 2001
Application note TMS320C6000 McBSP: AC'97 Codec Interface (TLV320AIC27) (Rev. A) Jul. 10, 2001
Application note TMS320C6000 McBSP: Interface to SPI ROM (Rev. C) Jun. 30, 2001
Application note TMS320C6000 Host Port to MPC860 Interface (Rev. A) Jun. 21, 2001
Application note TMS320C6000 McBSP: IOM-2 Interface (Rev. A) May 21, 2001
User guide TMS320C64x Technical Overview (Rev. B) Jan. 30, 2001
Application note Circular Buffering on TMS320C6000 (Rev. A) Sep. 12, 2000
Application note TMS320C6000 McBSP as a TDM Highway (Rev. A) Sep. 11, 2000
Application note TMS320C6000 u-Law and a-Law Companding with Software or the McBSP Feb. 02, 2000
Application note General Guide to Implement Logarithmic and Exponential Operations on Fixed-Point Jan. 31, 2000
Application note TMS320C6000 C Compiler: C Implementation of Intrinsics Dec. 07, 1999
Application note TMS320C6000 McBSP: I2S Interface Sep. 08, 1999

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
document-generic User guide
512.47
Description

The TMS320C6416 DSP Starter Kit (DSK) developed jointly with Spectrum Digital is a low-cost development platform designed to speed the development of high performance applications based on TI´s TMS320C64x DSP generation. The kit uses USB communications for true plug-and-play (...)

Features

The DSK features the TMS320C6416 DSP, a 1 GHz device delivering up to 8000 million instructions per second (MIPs) and is designed for products that require the highest performing DSPs. The C6416 is based on the high performing TMS320C6400 DSP platform designed to needs of high-performing (...)

DEBUG PROBE Download
995
Description

The XDS560v2 System Trace is the first model of the XDS560v2 family of high-performance debug probes (emulators) for TI processors. The XDS560v2 is the highest performance of the XDS family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7).

The (...)

Features

XDS560v2 is the latest variant of the XDS560 family of high-performance debug probes (emulators) for TI processors. With the fastest speeds and most features of the entire XDS family, XDS560v2 is the most comprehensive solution to debug TI microcontrollers, processors and wireless connectivity (...)

DEBUG PROBE Download
1495
Description

The XDS560v2 System Trace is the first model of the XDS560v2 family of high-performance debug probes (emulators) for TI processors. The XDS560v2 is the highest performance of the XDS family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7).

The (...)

Features
  • XDS560v2 is the latest variant of the XDS560 family of high-performance debug probes (emulators) for TI processors. With the fastest speeds and most features of the entire XDS family, XDS560v2 is the most comprehensive solution to debug TI microcontrollers, processors and wireless connectivity (...)

Software development

DRIVER OR LIBRARY Download
TMS320C6000 Chip Support Library
SPRC090 — The Chip Support Library (CSL) provides an application programming interface (API) used for configuring and controlling the DSP on-chip peripherals for ease of use, compatibility between various C6000 devices and hardware abstraction. This will shorten development time by providing standardization (...)
DRIVER OR LIBRARY Download
C62x/C64x Fast Run-Time Support (RTS) Library
SPRC122 The C62x/64x FastRTS Library is an optimized, floating-point function library for C programmers using either TMS320C62x or TMS320C64x devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed is critical. By replacing the current (...)
DRIVER OR LIBRARY Download
TMS320C5000/6000 Image Library (IMGLIB)
SPRC264 C5000/6000 Image Processing Library (IMGLIB) is an optimized image/video processing function library for C programmers. It includes C-callable general-purpose image/video processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)
Features

Image Analysis

  • Image boundry and perimeter
  • Morphological operation
  • Edge detection
  • Image Histogram
  • Image thresholding

Image filtering and format conversion

  • Color space conversion
  • Image convolution
  • Image correlation
  • Error diffusion
  • Median filtering
  • Pixel expansion

Image compression and decompression

  • Forward and (...)
DRIVER OR LIBRARY Download
TMS320C6000 DSP Library (DSPLIB)
SPRC265 TMS320C6000 Digital Signal Processor Library (DSPLIB) is a platform-optimized DSP function library for C programmers. It includes C-callable, general-purpose signal-processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)
Features

Optimized DSP routines including functions for:

  • Adaptive filtering
  • Correlation
  • FFT
  • Filtering and convolution: FIR, biquad, IIR, convolution
  • Math: Dot products, max value, min value, etc.
  • Matrix operations
DRIVER OR LIBRARY Download
Telecom and Media Libraries - FAXLIB, VoLIB and AEC/AER for TMS320C64x+ and TMS320C55x Processors
TELECOMLIB Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be acquired (...)
Features

VoLIB

  • Telogy Software Line Echo Canceller (ECU)
  • Tone Detection Unit (TDU)
  • Caller ID Detection/Generation (CID)
  • Tone Generation Unit (TGU)
  • Voice Activity Detection Unit (VAU)
  • Noise Matching Functions
  • Packet Loss Concealment (PLC)
  • Voice Enhancement Unit (VEU)  

FAXLIB

  • Fax Interface Unit (FIU)
  • Fax Modem (FM)
  • (...)

Design tools & simulation

SIMULATION MODEL Download
SPRM102.ZIP (11 KB) - BSDL Model
SIMULATION MODEL Download
SPRM117A.ZIP (80 KB) - IBIS Model
SIMULATION MODEL Download
SPRM139.ZIP (11 KB) - BSDL Model
DESIGN TOOL Download
Arm-based MPU, arm-based MCU and DSP third-party search tool
PROCESSORS-3P-SEARCH TI has partnered with companies to offer a wide range of software, tools, and SOMs using TI Processors to accelerate your path to production. Download this search tool to quickly browse our third-party solutions and find the right third-party to meet your needs. The software, tools and modules (...)
Features
  • Supports many TI processors including Sitara and Jacinto Processors and DSPs
  • Search by type of product, TI devices supported, or country
  • Links and contacts for quick engagement
  • Third-party companies located around the world

CAD/CAE symbols

Package Pins Download
FCBGA (GLZ) 532 View options
FCBGA (ZLZ) 532 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos