The device is a FET-integrated synchronous buck regulator designed mainly
for DDR termination. It can provide a regulated output at ½ VDDQ
with bothsink and source capability. The device employs D-CAP+ mode operation
that provides ease of use, low external component count and fast transient
response. The device canalso be used for other point-of-load (POL) regulation
applications requiring up to 6 A. Inaddition, the device supports full, 6-A,
output sinking current capability with tight voltageregulation.
The device features two switching frequency settings (600 kHz and 1 MHz),
integrateddroop support, external tracking capability, pre-bias startup,
output soft discharge, integratedbootstrap switch, power good function, V5IN
pin UVLO protection, and supports both ceramic andSP/POSCAP capacitors. It
supports input voltages up to 6.0 V, and output voltages adjustable from to
The device is available in the 3.5 mm × 4 mm, 20-pin, VQFNpackage (Green
RoHs compliant and Pb free) with TI proprietary Integrated MOSFET and packaging
technology and is specified from –40°C to 85°C. For all available
packages, see the orderable addendum at the end of the data sheet.