Home Clocks & timing Clock buffers
Home
Clocks & timing
Clock buffers

CDC3S04

ACTIVE

Quad sine-wave clock buffer with LDO

Order now
Data sheet

CDC3S04

ACTIVE
Data sheet Order now

Product details

Function Single-ended Additive RMS jitter (typ) (fs) 300 Output frequency (max) (MHz) 52 Number of outputs 4 Output supply voltage (V) 1.8 Core supply voltage (V) 1.8 Output skew (ps) 50 Features SINE wave Operating temperature range (°C) -40 to 85 Rating Catalog Output type SINE Input type SINE
Function Single-ended Additive RMS jitter (typ) (fs) 300 Output frequency (max) (MHz) 52 Number of outputs 4 Output supply voltage (V) 1.8 Core supply voltage (V) 1.8 Output skew (ps) 50 Features SINE wave Operating temperature range (°C) -40 to 85 Rating Catalog Output type SINE Input type SINE
DSBGA (YFF) 20 3.96 mm² 1.8 x 2.2
  • 1:4 Low-Jitter Clock Buffer
  • Single-Ended Sine-Wave Clock Input and Outputs
  • Ultralow Phase Noise and Standby Current
  • Individual Clock Request Inputs for Each Output
  • On-Chip Low-Dropout Output (LDO) for Low-Noise TCXO Supply
  • Serial I2C Interface (Compatible With High-Speed Mode,
    3.4 Mbit/s)
  • 1.8-V Device Power Supply
  • Wide Temperature Range, –40°C to 85°C
  • ESD Protection: 2 KV HBM, 750 V CDM, and 100 V MM
  • Small 20-Pin Chip-Scale Package: 0.4-mm Pitch WCSP (1.6 mm × 2 mm)
  • 1:4 Low-Jitter Clock Buffer
  • Single-Ended Sine-Wave Clock Input and Outputs
  • Ultralow Phase Noise and Standby Current
  • Individual Clock Request Inputs for Each Output
  • On-Chip Low-Dropout Output (LDO) for Low-Noise TCXO Supply
  • Serial I2C Interface (Compatible With High-Speed Mode,
    3.4 Mbit/s)
  • 1.8-V Device Power Supply
  • Wide Temperature Range, –40°C to 85°C
  • ESD Protection: 2 KV HBM, 750 V CDM, and 100 V MM
  • Small 20-Pin Chip-Scale Package: 0.4-mm Pitch WCSP (1.6 mm × 2 mm)

The CDC3S04 is a four-channel low-power low-jitter sine-wave clock buffer. It can be used to buffer a single master clock to multiple peripherals. The four sine-wave outputs (CLK1–CLK4) are designed for minimal channel-to-channel skew and ultralow additive output jitter.

Each output has its own clock request inputs which enables the dedicated clock output. These clock requests are active-high (can also be changed to be active-low via I2C), and an output signal is generated that can be sent back to the master clock to request the clock (MCLK_REQ). MCKL_REQ is an open-source output and supports the wired-OR function (default mode). It needs an external pulldown resistor. MCKL_REQ can be changed to wired-AND or push-pull functionality via I2C.

The CDC3S04 also provides an I2C interface (Hs-mode) that can be used to enable or disable the outputs, select the polarity of the REQ inputs, and allow control of internal decoding.

The CDC3S04 features an on-chip high-performance LDO that accepts voltages from 2.3 V to 5.5 V and outputs a 1.8-V supply. This 1.8-V supply can be used to power an external 1.8-V TCXO. It can be enabled or disabled for power saving at the TCXO.

A low signal at the RESET input switches the outputs CLK1 and CLK4 into the default state. In this configuration, CLK1 and CLK4 are ON (see ); the remaining device function is not affected. Also, the RESET input provides a glitch filter which rejects spikes of typical 300 ns on the RESET line to preserve false reset. A complete device reset to the default condition can be initiated by a power-up cycle of VDD_DIG.

The CDC3S04 operates from two 1.8-V supplies. There is a core supply (VDD_DIG/GND_DIG) for the core logic and a low-noise analog supply (VDD_ANA/GND_ANA) for the sine-wave outputs. The CDC3S04 is designed for sequence-less power up. Both supply voltages may be applied in any order.

The CDC3S04 is offered in a 0.4-mm pitch WCSP package (1.6 mm × 2 mm) and is optimized for low standby current (0.5 µA). It is characterized for operation from –40°C to 85°C.

The CDC3S04 is a four-channel low-power low-jitter sine-wave clock buffer. It can be used to buffer a single master clock to multiple peripherals. The four sine-wave outputs (CLK1–CLK4) are designed for minimal channel-to-channel skew and ultralow additive output jitter.

Each output has its own clock request inputs which enables the dedicated clock output. These clock requests are active-high (can also be changed to be active-low via I2C), and an output signal is generated that can be sent back to the master clock to request the clock (MCLK_REQ). MCKL_REQ is an open-source output and supports the wired-OR function (default mode). It needs an external pulldown resistor. MCKL_REQ can be changed to wired-AND or push-pull functionality via I2C.

The CDC3S04 also provides an I2C interface (Hs-mode) that can be used to enable or disable the outputs, select the polarity of the REQ inputs, and allow control of internal decoding.

The CDC3S04 features an on-chip high-performance LDO that accepts voltages from 2.3 V to 5.5 V and outputs a 1.8-V supply. This 1.8-V supply can be used to power an external 1.8-V TCXO. It can be enabled or disabled for power saving at the TCXO.

A low signal at the RESET input switches the outputs CLK1 and CLK4 into the default state. In this configuration, CLK1 and CLK4 are ON (see ); the remaining device function is not affected. Also, the RESET input provides a glitch filter which rejects spikes of typical 300 ns on the RESET line to preserve false reset. A complete device reset to the default condition can be initiated by a power-up cycle of VDD_DIG.

The CDC3S04 operates from two 1.8-V supplies. There is a core supply (VDD_DIG/GND_DIG) for the core logic and a low-noise analog supply (VDD_ANA/GND_ANA) for the sine-wave outputs. The CDC3S04 is designed for sequence-less power up. Both supply voltages may be applied in any order.

The CDC3S04 is offered in a 0.4-mm pitch WCSP package (1.6 mm × 2 mm) and is optimized for low standby current (0.5 µA). It is characterized for operation from –40°C to 85°C.
open-in-new Find other Clock buffers
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet CDC3S04 Quad Sine-Wave Clock Buffer with LDO. datasheet (Rev. C) 25 Jul 2012
Application note Power Supply Rejection to Noise in Sinusoidal Clock Buffers: CDC3S04 (Rev. A) 21 Jun 2010
Application note Using the CDC3S04 18 Apr 2010
User guide Quad Sine-Wave Clock Buffer Evaluation Board 08 Mar 2010

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

CDC3S04EVM — CDC3S04 evaluation module

The CDC3S04 is a four-channel low-power sine-wave clock buffer. It can be used to buffer a single mastern clock to multiple peripherals. The four sine-wave outputs (CLK1–CLK4) are designed for minimal channel-to-channel skew and ultralow additive output jitter. Each output has its own clock (...)
User guide: PDF
Not available on TI.com
Simulation model

CDC3S04 IBIS Model (Rev. A)

SLLM072A.ZIP (63 KB) - IBIS Model
Download
Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Design now
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins Download
DSBGA (YFF) 20 View options
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos