ホーム インターフェイス 高速 SerDes FPD-Link SerDes

DS90UR904Q-Q1

アクティブ

10 ~ 43MHz、18 ビット カラー、FPD-Link II デシリアライザ

製品詳細

Applications In-vehicle Infotainment (IVI) Input compatibility FPD-Link LVDS Function Deserializer Output compatibility LVCMOS Color depth (bpp) 18 Features I2C Config EMI reduction BIST Diagnostics I2C Bus Rating Automotive Operating temperature range (°C) -40 to 105
Applications In-vehicle Infotainment (IVI) Input compatibility FPD-Link LVDS Function Deserializer Output compatibility LVCMOS Color depth (bpp) 18 Features I2C Config EMI reduction BIST Diagnostics I2C Bus Rating Automotive Operating temperature range (°C) -40 to 105
WQFN (RHS) 48 49 mm² (7 mm × 7 mm)
  • 10 MHz to 43 MHz Input PCLK Support
  • 210 Mbps to 903 Mbps Data Throughput
  • Single Differential Pair Interconnect
  • Embedded Clock with DC Balanced Coding to
    Support AC-coupled Interconnects
  • Capable to Drive up to 10 meters Shielded
    Twisted-Pair
  • I2C Compatible Serial Interface
    for Device Configuration
  • Single Hardware Device Addressing Pin
  • LOCK Output Reporting Pin to Validate Link
    Integrity
  • Integrated Termination Resistors
  • 1.8V- or 3.3V-compatible Parallel Bus Interface
  • Single Power Supply at 1.8V
  • ISO 10605 ESD and IEC 61000-4-2 ESD Compliant
  • Automotive Grade Product: AEC-Q100 Grade 2 Qualified
  • Temperature Range −40°C to +105°C
  • No Reference Clock Required on Deserializer
  • Programmable Receive Equalization
  • EMI/EMC Mitigation
    • DES Programmable Spread Spectrum (SSCG) outputs
    • DES Receiver Staggered Outputs
  • 10 MHz to 43 MHz Input PCLK Support
  • 210 Mbps to 903 Mbps Data Throughput
  • Single Differential Pair Interconnect
  • Embedded Clock with DC Balanced Coding to
    Support AC-coupled Interconnects
  • Capable to Drive up to 10 meters Shielded
    Twisted-Pair
  • I2C Compatible Serial Interface
    for Device Configuration
  • Single Hardware Device Addressing Pin
  • LOCK Output Reporting Pin to Validate Link
    Integrity
  • Integrated Termination Resistors
  • 1.8V- or 3.3V-compatible Parallel Bus Interface
  • Single Power Supply at 1.8V
  • ISO 10605 ESD and IEC 61000-4-2 ESD Compliant
  • Automotive Grade Product: AEC-Q100 Grade 2 Qualified
  • Temperature Range −40°C to +105°C
  • No Reference Clock Required on Deserializer
  • Programmable Receive Equalization
  • EMI/EMC Mitigation
    • DES Programmable Spread Spectrum (SSCG) outputs
    • DES Receiver Staggered Outputs

The DS90UR903Q/DS90UR904Q chipset offers a FPD-Link II interface with a high-speed forward channel for data transmission over a single differential pair. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE). The serializer converts 21 bit data over a single high-speed serial stream. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

The Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

The Serializer is offered in a 40-pin WQFN package and the Deserializer is offered in a 48-pin WQFN package.

The DS90UR903Q/DS90UR904Q chipset offers a FPD-Link II interface with a high-speed forward channel for data transmission over a single differential pair. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE). The serializer converts 21 bit data over a single high-speed serial stream. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

The Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

The Serializer is offered in a 40-pin WQFN package and the Deserializer is offered in a 48-pin WQFN package.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
1 をすべて表示
上位の文書 タイプ タイトル フォーマットオプション 最新の英語版をダウンロード 日付
* データシート DS90UR903Q/DS90UR904Q 10 - 43MHz 18 Bit Color FPD-Link II Serializer and Deserializer データシート (Rev. C) PDF | HTML 2014/07/01

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

シミュレーション・モデル

DS90UR904Q IBIS Model

SNLM121.ZIP (147 KB) - IBIS モデル
サポート対象の製品とハードウェア
パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
WQFN (RHS) 48 Ultra Librarian

購入と品質

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ