產品詳細資料

Rating Catalog Operating temperature range (°C) -20 to 70
Rating Catalog Operating temperature range (°C) -20 to 70
TSSOP (PW) 16 32 mm² 5 x 6.4
  • Power Monitoring and Switching for Non-Volatile Control of SRAMs
  • Input Decoder Allows Control of 1 or 2 Banks of SRAM
  • Write-Protect Control
  • 3-V Primary Cell Input
  • 3.3-V Operation
  • Reset Output for System Power-On Reset
  • Less than 20-ns Chip Enable Propagation Delay
  • Small 16-Lead TSSOP Package
  • APPLICATIONS
    • NVSRAM Modules
    • Point-of-Sale Systems
    • Facsimile, Printers and Photocopiers
    • Internet Appliances
    • Servers
    • Medical Instrumentation and Industrial Products

  • Power Monitoring and Switching for Non-Volatile Control of SRAMs
  • Input Decoder Allows Control of 1 or 2 Banks of SRAM
  • Write-Protect Control
  • 3-V Primary Cell Input
  • 3.3-V Operation
  • Reset Output for System Power-On Reset
  • Less than 20-ns Chip Enable Propagation Delay
  • Small 16-Lead TSSOP Package
  • APPLICATIONS
    • NVSRAM Modules
    • Point-of-Sale Systems
    • Facsimile, Printers and Photocopiers
    • Internet Appliances
    • Servers
    • Medical Instrumentation and Industrial Products

The CMOS bq2205 SRAM non-volatile controller with reset provides all the necessary functions for converting one or two banks of standard CMOS SRAM into non-volatile read/write memory.

A precision comparator monitors the 3.3-V VCC input for an out-of-tolerance condition. When out-of-tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect both banks of SRAM.

Power for the external SRAMs, VOUT, is switched from the VCC supply to the battery-backup supply as VCC decays. On a subsequent power-up, the VOUT supply is automatically switched from the backup supply to the VCC supply. The external SRAMs are write-protected until a power-valid condition exists. The reset output provides power-fail and power-on resets for the system. During power-valid operation, the input decoder, A, selects one of two banks of SRAM.

The CMOS bq2205 SRAM non-volatile controller with reset provides all the necessary functions for converting one or two banks of standard CMOS SRAM into non-volatile read/write memory.

A precision comparator monitors the 3.3-V VCC input for an out-of-tolerance condition. When out-of-tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect both banks of SRAM.

Power for the external SRAMs, VOUT, is switched from the VCC supply to the battery-backup supply as VCC decays. On a subsequent power-up, the VOUT supply is automatically switched from the backup supply to the VCC supply. The external SRAMs are write-protected until a power-valid condition exists. The reset output provides power-fail and power-on resets for the system. During power-valid operation, the input decoder, A, selects one of two banks of SRAM.

下載

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet bq2205LY SRAM Controller datasheet 2003年 9月 25日

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​