產品詳細資料

CPU 32-/64-bit Frequency (MHz) 1000 PCIe 2 PCIe Gen2 Hardware accelerators 0 Operating system DSP/BIOS Security Cryptographic acceleration Rating High Temp Operating temperature range (°C) -55 to 115
CPU 32-/64-bit Frequency (MHz) 1000 PCIe 2 PCIe Gen2 Hardware accelerators 0 Operating system DSP/BIOS Security Cryptographic acceleration Rating High Temp Operating temperature range (°C) -55 to 115
FCBGA (CYP) 841 576 mm² (24 mm × 24 mm)
  • Eight SM320C66x DSP Core Subsystems at 1.00 GHz
    • 32KB L1P, 32KB L1D, 512KB L2 Per Core
    • 4MB Shared L2
  • Multicore Navigator and TeraNet Switch Fabric - 2 Tb
  • Network Coprocessors- Packet Accelerator, Security Accelerator
  • Four Lanes of SRIO 2.1 - 5 Gbaud Per Lane Full Duplex
  • Two Lanes PCIe Gen2 - 5 Gbaud Per Lane Full Duplex
  • HyperLink - Up to 50Gbaud Operation at -40C to 105C and 25 GBaud at -55C to 115C, Full Duplex
  • Ethernet MAC Subsystem - Two SGMII Ports w/ 10/100/1000 Mbps operation
  • 64-Bit DDR3 Interface (DDR3-1600) - 8 GByte Addressable Memory Space
  • 16-Bit EMIF - Async SRAM, NAND and NOR Flash Support
  • Two Telecom Serial Ports (TSIP) - 2/4/8 Lanes at 32.768/16.384/8.192
  • UART Interface
  • I2C Interface
  • 16 GPIO Pins
  • SPI Interface
  • Sixteen 64-Bit Timers
  • Three On-Chip PLLs
  • Eight SM320C66x DSP Core Subsystems at 1.00 GHz
    • 32KB L1P, 32KB L1D, 512KB L2 Per Core
    • 4MB Shared L2
  • Multicore Navigator and TeraNet Switch Fabric - 2 Tb
  • Network Coprocessors- Packet Accelerator, Security Accelerator
  • Four Lanes of SRIO 2.1 - 5 Gbaud Per Lane Full Duplex
  • Two Lanes PCIe Gen2 - 5 Gbaud Per Lane Full Duplex
  • HyperLink - Up to 50Gbaud Operation at -40C to 105C and 25 GBaud at -55C to 115C, Full Duplex
  • Ethernet MAC Subsystem - Two SGMII Ports w/ 10/100/1000 Mbps operation
  • 64-Bit DDR3 Interface (DDR3-1600) - 8 GByte Addressable Memory Space
  • 16-Bit EMIF - Async SRAM, NAND and NOR Flash Support
  • Two Telecom Serial Ports (TSIP) - 2/4/8 Lanes at 32.768/16.384/8.192
  • UART Interface
  • I2C Interface
  • 16 GPIO Pins
  • SPI Interface
  • Sixteen 64-Bit Timers
  • Three On-Chip PLLs

The SM320C6678 Multicore Fixed and Floating Point Digital Signal Processor is based on TI's KeyStone multicore architecture. Integrated with eight C66x CorePac DSPs, each core runs at 1.0 GHz enabling up to 8 GHz. The device supports high-performance signal processing applications such as mission critical, medical imaging, test, and automation. The C6678 platform is power efficient and easy to use. The C66x CorePac DSP is fully backward compatible with all existing C6000 family of fixed and floating point DSPs.

The SM320C6678 Multicore Fixed and Floating Point Digital Signal Processor is based on TI's KeyStone multicore architecture. Integrated with eight C66x CorePac DSPs, each core runs at 1.0 GHz enabling up to 8 GHz. The device supports high-performance signal processing applications such as mission critical, medical imaging, test, and automation. The C6678 platform is power efficient and easy to use. The C66x CorePac DSP is fully backward compatible with all existing C6000 family of fixed and floating point DSPs.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 61
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 SM320C6678-HIREL Multicore Fixed and Floating-Point Digital Signal Processor datasheet (Rev. A) 2014/4/3
* 勘誤表 TMS320C6678 Multcore Fixed & Floating-Point DSP Silicon Errata (Revs 1.0, 2.0) (Rev. H) 2015/6/29
應用說明 DDR3 Design Requirements for KeyStone Devices (Rev. D) PDF | HTML 2022/7/7
使用指南 SYS/BIOS (TI-RTOS Kernel) User's Guide (Rev. V) 2020/6/1
應用說明 Hardware Design Guide for KeyStone Devices (Rev. D) PDF | HTML 2019/3/21
應用說明 Thermal Design Guide for DSP and Arm Application Processors (Rev. B) 2017/8/14
使用指南 Phase-Locked Loop (PLL) for KeyStone Devices User's Guide (Rev. I) 2017/7/26
應用說明 KeyStone I DDR3 Initialization (Rev. E) 2016/10/28
使用指南 Enhanced Direct memory Access 3 (EDMA3) for KeyStone Devices User's Guide (Rev. B) PDF | HTML 2015/5/6
使用指南 Multicore Navigator (CPPI) for KeyStone Architecture User's Guide (Rev. H) PDF | HTML 2015/4/9
使用指南 DDR3 Memory Controller for KeyStone I Devices User's Guide (Rev. E) 2015/1/20
使用指南 Power Sleep Controller (PSC) for KeyStone Devices User's Guide (Rev. C) 2014/9/4
使用指南 Serial RapidIO (SRIO) for KeyStone Devices User's Guide (Rev. C) 2014/9/3
使用指南 System Analyzer User's Guide (Rev. F) 2013/11/18
使用指南 PCI Express (PCIe) for KeyStone Devices User's Guide (Rev. D) 2013/9/30
使用指南 DSP Bootloader for KeyStone Architecture User's Guide (Rev. C) 2013/7/15
白皮書 Another Look at the Future of Medical Processing 2013/7/12
白皮書 Medical Software Development on Keystone Devices 2013/7/12
白皮書 Accelerating high-performance computing development with Desktop Linux SDK 2013/7/8
使用指南 Gigabit Ethernet Switch Subsystem for KeyStone Devices User's Guide (Rev. D) 2013/7/3
使用指南 Memory Protection Unit (MPU) for KeyStone Devices User's Guide (Rev. A) 2013/6/28
使用指南 C66x CorePac User's Guide (Rev. C) 2013/6/28
使用指南 HyperLink for KeyStone Devices User's Guide (Rev. C) 2013/5/28
使用指南 Security Accelerator (SA) for KeyStone Devices User's Guide (Rev. B) 2013/2/5
Product overview Multicore DSPs for High-Performance Video Coding 2013/1/22
Product overview OpenMP Programming for TMS320C66x Multicore DSPs (Rev. A) 2012/11/5
應用說明 SerDes Implementation Guidelines for KeyStone I Devices 2012/10/31
Product overview TMS320C66x high-performance multicore DSPs for video surveillance 2012/9/6
應用說明 Multicore Programming Guide (Rev. B) 2012/8/29
使用指南 TMS320C6000 Optimizing Compiler v 7.4 User's Guide (Rev. U) 2012/8/21
使用指南 TMS320C6000 Assembly Language Tools v 7.4 User's Guide (Rev. W) 2012/8/21
使用指南 Packet Accelerator (PA) for KeyStone Devices User's Guide (Rev. A) 2012/7/11
白皮書 Leveraging multicore processors for machine vision applications 2012/5/9
使用指南 Semaphore2 Hardware Module for KeyStone Devices User's Guide (Rev. A) 2012/4/24
Product overview TMS320C6678 Multicore DSP for Multimedia Infrastructure (Rev. A) 2012/4/11
使用指南 Serial Peripheral Interface (SPI) for KeyStone Devices User’s Guide (Rev. A) 2012/3/30
使用指南 Chip Interrupt Controller (CIC) for KeyStone Devices User's Guide (Rev. A) 2012/3/27
使用指南 64-Bit Timer (Timer64) for KeyStone Devices User's Guide (Rev. A) 2012/3/22
白皮書 Maximizing Multicore Efficiency with Navigator Runtime 2012/2/23
白皮書 Comparing TI's TMS320C6671 DSP with ADI’s ADSP-TS201S TigerSHARC Processor (Rev. A) 2012/1/6
應用說明 PCIe Use Cases for KeyStone Devices 2011/12/13
使用指南 Multicore Shared Memory Controller (MSMC) for KeyStone Devices User's Guide (Rev. A) 2011/10/15
應用說明 Introduction to TMS320C6000 DSP Optimization 2011/10/6
使用指南 Debug and Trace for KeyStone I Devices User's Guide (Rev. A) 2011/9/22
使用指南 Inter-Integrated Circuit (I2C) for KeyStone Devices User's Guide 2011/9/2
白皮書 KeyStone Multicore SoC Tool Suite: one platform for all needs 2011/6/17
使用指南 External Memory Interface (EMIF16) for KeyStone Devices User's Guide (Rev. A) 2011/5/24
白皮書 Software and Hardware Design Challenges Due to Dynamic Raw NAND Market 2011/5/19
Product overview TMS320C6671/72/74/78 High-Performance Multicore Fixed- and Floating-Point DSPs (Rev. B) 2011/4/25
應用說明 TMS320C66x DSP Generation of Devices (Rev. A) 2011/4/25
白皮書 Software-Based Ultrasound Phase Rotation Beamforming on Multicore DSP 2011/3/16
白皮書 Software-Based Ultrasound Beamforming on Multicore DSPs 2011/3/6
白皮書 KeyStone Memory Architecture White Paper (Rev. A) 2010/12/21
應用說明 Optimizing Loops on the C66x DSP 2010/11/9
使用指南 General-Purpose Input/Output (GPIO) forKeyStone Devices User's Guide 2010/11/9
使用指南 C66x CPU and Instruction Set Reference Guide 2010/11/9
應用說明 Clocking Design Guide for KeyStone Devices 2010/11/9
使用指南 Universal Asynchronous Receiver/Transmitter (UART) for KeyStone Devices UG 2010/11/9
使用指南 C66x DSP Cache User's Guide 2010/11/9
使用指南 Telecom Serial Interface Port (TSIP) for KeyStone Devices User's Guide 2010/11/9
使用指南 Network Coprocessor for KeyStone Devices User's Guide 2010/11/2

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

偵錯探測器

TMDSEMU200-U — XDS200 USB 偵錯探測器

XDS200 是為 TI 嵌入式裝置偵錯的偵錯探測器(模擬器)。對於大多數裝置,建議使用較新、成本較低的 XDS110 (www.ti.com/tool/TMDSEMU110-U)。XDS200 支援單一 Pod 中廣泛的標準(IEEE1149.1、IEEE1149.7、SWD)。所有 XDS 偵錯探針在所有配備嵌入式追蹤緩衝器 (ETB) 的 Arm® 與 DSP 處理器中均支援核心與系統追蹤。

XDS200 透過 TI 20 接腳連接器(配備適用 TI 14 接腳、Arm Cortex® 10 接腳和 Arm 20 接腳的多重轉接器)連接到目標電路板,並透過 USB2.0 高速 (...)

支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
偵錯探測器

TMDSEMU560V2STM-U — XDS560™ 軟體 v2 系統追蹤 USB 偵錯探測器

XDS560v2 是 XDS560™ 系列偵錯探測器中性能最高的,且同時支援傳統 JTAG 標準 (IEEE1149.1) 與 cJTAG (IEEE1149.7)。  請注意,其不支援序列線偵錯 (SWD)。

所有 XDS 偵錯探測器均在所有配備嵌入式追蹤緩衝器 (ETB) 的 ARM 與 DSP 處理器中支援核心與系統追蹤。  對於針腳上的追蹤,則需要 XDS560v2 PRO TRACE

XDS560v2 透過 MIPI HSPT 60 針腳接頭 (具有用於 TI 14 針腳、TI 20 針腳和 ARM 20 針腳的多轉接器) 連接到目標電路板,並透過 USB2.0 高速 (...)

支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
偵錯探測器

TMDSEMU560V2STM-UE — XDS560v2 System Trace USB 與乙太網路偵錯探測器

The XDS560v2 is the highest performance of the XDS560™ family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7). Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors (...)

支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
偵錯探測器

LB-3P-TRACE32-DSP — 適用於數位訊號處理器 (DSP) 的 Lauterbach TRACE32 偵錯和追蹤系統

Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)

支援產品和硬體
軟體開發套件 (SDK)

MEDIMGSTK-C66X — TI Embedded Processor Software Tool Kit for Medical Imaging (STK-MED) - for C66x and C64x+ based processors

The TI Embedded Processor Software Toolkit for Medical Imaging (STK-MED) is a collection of several standard ultrasound and optical coherence tomography (OCT) algorithms for TI’s C66x™ and C64x+™ architecture. The algorithms showcase how medical imaging functions can leverage the C66x and (...)
支援產品和硬體
IDE、配置、編譯器或偵錯程式

SPNC016 — TMS570 HET IDE v03.05.01

支援產品和硬體
驅動程式或資料庫

AEC-AER — Acoustic echo cancellation/removal for TI C64x+, C674x, C55x and Cortex®-A8 processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

支援產品和硬體
驅動程式或資料庫

C64X-DSPLIB — Download TMS320C64x DSP Library

TMS320C6000 數位訊號處理器函式庫 (DSPLIB) 是適合 C 編程人員的平台最佳化 DSP 函式庫。此函式庫包括可呼叫 C 語言的通用訊號處理常式,通常用於運算密集的即時應用。相較於同等標準 ANSI C 語言程式碼,使用這些常式可以實現更高性能。DSPLIB 透過立即可用的 DSP 功能與原始程式碼,能夠大幅縮短應用程式開發時間。

查看基準測試:DSP 核心基準測試

支援產品和硬體
驅動程式或資料庫

C67X-DSPLIB — Download TMS320C67x DSP Library

TMS320C6000 數位訊號處理器函式庫 (DSPLIB) 是適合 C 編程人員的平台最佳化 DSP 函式庫。此函式庫包括可呼叫 C 語言的通用訊號處理常式,通常用於運算密集的即時應用。相較於同等標準 ANSI C 語言程式碼,使用這些常式可以實現更高性能。DSPLIB 透過立即可用的 DSP 功能與原始程式碼,能夠大幅縮短應用程式開發時間。

查看基準測試:DSP 核心基準測試

支援產品和硬體
驅動程式或資料庫

C67X-MATHLIB — DSP Math Library for C67x Floating Point Devices

The Texas Instruments math library is an optimized floating-point math function library for C programmers using TI floating point devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed is critical. By using these routines instead (...)
支援產品和硬體
驅動程式或資料庫

FAXLIB — FAX library (FAXLIB) for C66x, C64x+ and C55x processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

支援產品和硬體
驅動程式或資料庫

SPRC264 — TMS320C5000/6000 映像庫 (IMGLIB)

C5000 6000 影像處理庫 (IMGLIB) 是適合 C 程式設計工具的最佳化影像/影片處理函式庫。此函式庫包括 C 可呼叫通用影像/影片處理常式,這些常式通常用於運算密集型即時應用。相較於同等標準 ANSI C 語言程式碼,使用這些常式可以實現更高性能。IMGLIB 透過立即可用的 DSP 功能與原始程式碼,能夠大幅縮短應用程式開發時間。

查看基準測試:DSP 核心基準測試

支援產品和硬體
驅動程式或資料庫

VOLIB — Voice library (VoLIB) for C66x, C64x+ and C55x processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

支援產品和硬體
軟體轉碼器

C66XCODECSPCH — C66x Speech Codecs - Software and Documentation

TI codecs are free, come with production licensing and are available for download now. All are production-tested for easy integration into video and voice applications. In many cases, the C64x+ codecs are provided and validated for C66x platforms. Datasheets and Release Notes are on the download (...)

支援產品和硬體
軟體轉碼器

C66XCODECSVID — C6678 Video Codecs - Software and Documentation

TI codecs are free, come with production licensing and are available for download now. All are production-tested for easy integration into video and voice applications. In many cases, the C64x+ codecs are provided and validated for C66x platforms. Datasheets and Release Notes are on the download (...)

支援產品和硬體
模擬型號

C6678 CYP BSDL Model

SPRM527.ZIP (24 KB) - BSDL 模型
支援產品和硬體
模擬型號

C6678 Power Consumption Model (Rev. D)

SPRM545D.ZIP (112 KB) - 功率模型
支援產品和硬體
模擬型號

TMS320C6678 CYB IBIS Models

SPRM537.ZIP (761 KB) - IBIS 模型
支援產品和硬體
模擬型號

TMS320C6678/74/72/71 CYP BSDL Model (Silicon Revision 2)

SPRM575.ZIP (24 KB) - BSDL 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
FCBGA (CYP) 841 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片