

Power Supply Design Seminar

Design review of a 2-kW parallelable power supply module

Reproduced from
2016 Texas Instruments Power Supply Design Seminar SEM2200

TI Literature Number: **SLUP349**

© 2016, 2017 Texas Instruments Incorporated

Power Seminar topics and online power training modules are available at: ti.com/psds



Design review of a 2 kW parallelable power supply module

Roberto Scibilia

Agenda


- Introduction
- Topology selection:
 - First stage: PFC, single phase, or interleaved?
 - Second stage: Half-bridge, resonant LLC or full-bridge phase shift?
- Module design
 - EMI filter, PFC and auxiliary power supply
 - Input AC voltage sensing
 - Full-bridge, phase-shift resonant
 - Microcontroller
- Digital parallel: using CAN bus (non-standard) to perform parallel and data interchange
- Test data on 2 kW battery charger module

Typical power module applications

Electric forklift



Telecom modules with redundancy



GEL battery



Lead-acid battery



SUPPLYING



CHARGING

Power supply or battery charger?

- The module can be generic power supply or customized as battery charger
- Typical application:
 - Telecom power supply with redundancy
 - Battery chargers for forklift
 - Battery chargers for electric vehicles
- After specializing the module as battery charger, new functions are needed:
 - Hot swap for overcurrent protection
 - Reverse polarity protection
 - Charging profile implementation


Specifications

- Nominal input AC voltage: 230 VAC
- Working AC voltage: 90 VAC...265VAC
- Output voltage: 20 V...32 V @ 62.5 A
- Harmonic limits: EN61000-3-2 Class A
- Output power: 2 kW @ 230 VAC
- Input current limit 10 A
- Minimum plug-to-plug efficiency: 90% (design to cost – better than “80 Plus Silver”)
- User interface: LCD display, 4 pushbuttons
- Modularity: Parallel with master/slave architecture
- Parallel function: Analog or digital, CAN (non-standard) communications bus
- Settable parameters: Output voltage and current levels, input AC UVLO and OVP, reverse OVP, output short, OTP, master/slave configuration (up to 1 master and 9 slaves)

Modules / chargers available today

Model	Power	V _{IN} Range	Efficiency	Power Density	Cooling	Human Interface
A	720 W at T _{AMB} < 40°C	Universal and extended	>85%	106 W / cm ³	Temperature controlled fan	Status light-emitting diode (LED)
B	1 kW	High Line (184 VAC...275VAC)	96% peak	78.7 W / cm ³	Natural convection	Charging status indication (LED)
C	3 kW	High Line (184 VAC...275VAC)	94% peak	116 W / cm ³	Forced convection	Charging status indication (LED)
TI prototype	2 kW at T _{AMB} < 80°C	Universal with derating	> 91% 93.5% peak	86.8 W / cm ³	Variable- speed fan	LCD Pushbuttons

Block diagram




PFC CCM boost: interleaved or single-phase?

Interleaving advantages

- Reduced high-frequency current ripple
- Easy EMI filtering
- Easier scalability to higher power
- Low profile possible
- More efficient thermal dissipation

Single-phase advantages




- Low overall cost solution thanks to reduced component count
- No current share problems
- Low-cost controller



DC/DC topology selection


Switch driving method

- Half-bridge \rightarrow PWM ($D = 0 \dots 50\%$)
- PS FB $\rightarrow D = 50\%$, $0..180^\circ$ phase-shift
- LLC $\rightarrow D = 50\%$, frequency modulated




DC/DC topology selection

Half-bridge, switch current




Low $V_{OUT} \rightarrow$ low gain \rightarrow high F_{SW}

Full-bridge, switch current



LLC gain graph




Auxiliary power supply alternatives

Modulation Type	Good standby power	Low cost	Opto-less	Overload protection	Good Eff.	Good V_{OUT} regulation	Good transient response	EMI
Quasi-resonant w/PSR	✓	✓	✓	✓	✓	~	~	✓
Quasi-resonant w/optocoupler & depl. mode FET	✓	~	X	✓	✓	✓	✓	✓
Constant switching frequency + optocoupler	~	~	X	X	~	✓	✓	~

✓ = Yes, X = No, ~ = average performance

Chose quasi-resonant w/optocoupler for best regulation, efficiency and standby performance

Block design: EMI filter



- Different L3 and L4 to avoid noise peaking (resonance)
- RT1 NTC is shorted by means of Relay
- Start with L4 arbitrary 1 mH; rate @ maximum input current
- Differential LC filter: leverage L4 leakage inductance (~1%)
- Main differential filter defined by C7, L4 and C12 // C11 (class X2)
- Class-Y capacitors needed for high-frequency and CM noise (C2, C3, C13, C14)

Block design: EMI filter, differential-mode


- C7 = 1.54 uF (use 2.2 uF) by:
 - Allowing 30% inductor current ripple
 - Using 1% C7 voltage ripple
- Greatest ripple current:
@ D=50% → Ir = 4.58 Apk-pk
- Both 1 Vpk square and triangular wave → use only 3rd-harmonic to select filter

$$I_{3H} = \frac{8 \cdot \left(\frac{I_{pp}}{2}\right)}{9 \cdot \pi^2} = 0.206 A$$

$$\frac{4V_r}{n\pi} = 1^{\text{st}} \text{ harmonic, square wave} = 122\text{dBuV}$$

$$\frac{8V_r}{(n\pi)^2} = 1^{\text{st}} \text{ harmonic, triangular wave} = 118\text{dBuV}$$

Vr = Vripple = 1Vpk




Block design: EMI filter, differential-mode (cont.)

$$V_{C7} = I_{3H} \cdot \frac{1}{2 \cdot \pi \cdot (3 \cdot F_{SW}) \cdot C7} = 38 \text{ mV}$$

- V_{C7} ripple is sinusoidal ~ 92 dBuV
- Voltage sent to receiver: $V_{C_x} / 2$
- Add 3 dBuV margin

$$Att = V_{C7}(\text{dB}) - \text{Limit}(\text{QP}) + \text{Margin} = 36.6 \text{ dB}$$



Limit(QP) = Quasi-peak CISPR22 limit @ 390 KHz = 58 dbuV


- Corner frequency F_c defined by L_s and C_x :



$$F_c = 10^{\frac{-Att}{40}} \cdot F_{3H} = 47.4 \text{ KHz} \quad C_x = \frac{1}{8 \cdot \pi^2 \cdot L_s \cdot (F_c)^2} = 563 \text{ nF}$$

Block design: PFC boost

- Hard-switching and CCM:
 - SiC needed
- D1 avoids surge through SiC diode
- 2 FETs in parallel:
 - Spread the heat
 - Use cheaper components
- 4 Al-E caps benefit 100 Hz / 120 Hz ripple and transient response



Block design: inductor value

- Inductor ripple current = 30% @ D=50%
($V_{IN}(pfc) = V_{OUT}(pfc)/2$)

$$L1 = \frac{V_{OUT}(pfc) \cdot (1 - D) \cdot D}{\Delta I \cdot F_{SW}} = 168 \mu H$$

- Inductor to support 16 A (peak) and 10 A (RMS)

$$I_{SW} = K_1 \cdot \sqrt{1 - K_2 \cdot K_3} = 6.9 A$$

$$I_{D2} = K_1 \cdot \sqrt{K_2 \cdot K_3} = 8.3 A$$


$$I_C = \frac{P_{OUT}(pfc)}{V_{OUT}(pfc)} \cdot \sqrt{\frac{K_2}{K_3} - 1} = 6.1 A$$

$$K_1 = \frac{P_{OUT}(pfc)}{\eta \cdot V_{IN}(pfc, min)}$$

$$K_2 = \frac{8 \cdot \sqrt{2}}{3 \cdot \pi}$$

$$K_3 = \frac{V_{IN}(pfc, min)}{V_{OUT}(pfc)}$$

$$V_{IN}(pfc) = V_{OUT}(pfc)/2$$



Block design: component stress analysis

- Swinging inductor improves EMI and keeps high L
- Allow 0.2% conduction losses
- FET $\rightarrow R_{DS_{ON}} = 125 \text{ m}\Omega$, 650 V , $C_{OSS} = 53 \text{ pF}$
- Total FET losses $\rightarrow 4.14 \text{ W}$ per FET
- SiC $\rightarrow V_{TH} = 1 \text{ V}$, $Z_D = 0.05 \text{ Ohm}$

$$R_{DS_{ON}}(EQ) = \frac{2}{1000} \frac{P_{OUT}(pfc)}{\eta \cdot (I_{SW})^2} = 0.087 \Omega$$

$$P_{COND}(EQ) = \frac{R_{DS_{ON}}(EQ)}{2} (I_{SW})^2 = 3.02 \text{ W}$$

$$P_{COSS}(EQ) = \frac{1}{2} \cdot (2 \cdot COSS) \cdot (V_{OUT}(pfc))^2 \cdot F_{SW} = 1.1 \text{ W}$$

$$P_{SW}(EQ) = \frac{1}{2} \cdot V_{OUT}(pfc) \cdot I_{SW} \cdot (T_R + T_F) \cdot F_{SW} = 4.16 \text{ W}$$

$$P(EQ) = P_{COND}(EQ) + P_{COSS}(EQ) + P_{SW}(EQ) = 8.28 \text{ W}$$

$$P_{D2} = V_{TH} \cdot I_{OUT}(pfc) + Z_D \cdot (I_{D2})^2 = 8.46 \text{ W}$$

Block design: output bulk capacitor

- Output capacitance supports both hold-up time and RMS current:


$$C_{OUT}(pfc) = \frac{2 \cdot P_{OUT}(pfc) \cdot T_{HOLD}}{(V_{OUT}(pfc, nom))^2 - (V_{OUT}(pfc, nom) - V_{DROP})^2} = 1.08 \cdot 10^3 \mu F \begin{cases} V_{DROP} = 50V \\ T_{HOLD} = 0.01 s \end{cases}$$

- Choose **~1300 uF** (+ 20% due to tolerance) → select 4 x 330 uF
- Each capacitor should support $I_{RMS} \geq 1.53 A_{RMS}$ (6.11 A / 4)
- Also check peak-peak ripple voltage @ $F_{LINE} = 47$ Hz:

$$V_{RIPPLE}(pfc) = \frac{I_{OUT}(pfc)}{2 \cdot \pi \cdot 2 \cdot F_{LINE} \cdot C_{OUT}(pfc)} = 7.9 V$$

DONE! Less than ± 2%

V_{RIPPLE} must be low enough to avoid OVD & UVD



Block design: auxiliary power supply

- Nominal power consumption:

$$P_{\text{NOM}} = 8.5 \text{ W} \rightarrow \text{design for } 10 \text{ W}$$

- Input voltage range $V_{\text{IN(AUX)}}$:


120 V (85 Vac) ... 400 V

- Switching frequency range:

$$F_{\text{SW}} = 70 \text{ kHz} \dots 120 \text{ kHz}$$

- Select transformer turns ratio

to keep $V_{\text{DS_MAX}} \leq 650 \text{ V}$




Block design: AC voltage-sensing

V_{AC} measurement needed for:


- Input under-voltage and over-voltage protection
- Limit input current per digital calculation of $V_{OUT}(fb)$, $I_{OUT}(fb)$, η

$$I_{IN}(pfc) = \frac{P_{OUT}(fb)}{\eta \cdot V_{IN}(pfc)}$$


Important: Decouple input AC current 50 Hz stray field from I_1 loop \rightarrow it will affect the precision!



Block design: PSFB block diagram






Block design: PSFB circulating currents



Block design: PSFB waveforms

- $I_{Qa}(RMS) \sim I_{Qc}(RMS)$
- Set $(\Delta I_{Lout}) = 20\%$, @ $V_{IN}(fb,nom) = 400\text{ V}$, $V_{OUT}(fb,nom) = 27\text{ V}$

$$L_{OUT} = \frac{V_{OUT}(fb,nom) \cdot (1 - D(fb,nom))}{\Delta I_{LOUT} \cdot F_{SW}} = 3.7\ \mu\text{H}$$



I_{E_RMS} switch current:
 $I_{S_RMS} = 42.7\text{ A}$

Block design: PSFB main FET choice

- Select loss budget = 1% of P_{OUT} on Q_A through $Q_D \rightarrow P_{Q_A} = (0.25\% \text{ of } P_{OUT}) = 4.8W$

Neglect $Q_G(Q_a)$ (gate charge loss)

$$P_{Qa} = (I_{Qa}(RMS))^2 \cdot RDS_{ON}(Qa) + 2 \cdot Q_G(Qa) \cdot V_{GATE} \cdot \frac{F_{SW}(fb)}{2} \rightarrow R_{DS(ON)} \leq 0.21 \Omega$$


- Selected 4 x FETs, $RDS_{ON} = 0.19 \Omega$, 17A, 650V ($\geq V_{IN}(fb, max)$)
- Incorporates ultra-fast body diode: no spikes at light load (when ZVS is lost)
- N = Transformer turns ratio = 9.5, $V_{IN}(fb, max) = 440 V$
- Sync. rectification Q_e and Q_f must withstand $V_{DS}(Q_e)$ according to:

$$\rightarrow V_{DS}(Q_e) = \frac{2 \cdot V_{IN}(fb, max)}{N_{PS}(fb)} \cdot 1.5 = 139 V \quad (+50\% \text{ due to spikes})$$

Block design: PSFB sync. FET choice

- Select 200 V FET, since we have 139 V clamped spike
- Loss (conduction) budget = 1% of P_{OUT} on Q_e and $Q_f \rightarrow P_{BUDGET}(Q_e) = (0.5\% \text{ of } P_{OUT}) = 10 \text{ W}$
- Selected 4 x FETs, $RDS_{ON} = 10.5 \text{ m}\Omega$, 84A, 200 V
- Use 2 parallel FETs each for Q_e and Q_f

$$RDS_{ON}(EQ) \leq \frac{P_{BUDGET}(Q_e)}{(I_{Q_e}(RMS))^2} = 5.5 \cdot 10^{-3} \Omega$$



$$P_{Q_e} = (I_{Q_e}(RMS))^2 \cdot RDS_{ON}(Q_e) + \frac{P_{OUT}(fb)}{V_{OUT}(fb,nom)} \cdot V_{DS}(Q_e) \cdot T_F \cdot \frac{F_{SW}(fb)}{2} + 2 \cdot COSS(Q_e, avg) \cdot (V_{DS}(Q_e))^2 \cdot \frac{F_{SW}(fb)}{2} + 2 \cdot Q_G(Q_e) \cdot V_{GATE} \cdot F_{SW}(fb) = 25.2 \text{ W}$$

Block design: PSFB resonant inductor

- E_{STORE} in L_S charges total C_{OSS} of one leg
- Achieve ZVS down to **Load_{MIN} = 15%** of full load →


$$L_S \geq 2 \cdot COSS(Qa, avg) \cdot \frac{(V_{IN}(fb, nom))^2}{\left[\text{LOAD}(\text{min}) \cdot \left(I_{PP} - \frac{\Delta I_{LOUT}}{N_{PS}(fb)} \right) \right]^2} - L_{LK} = 1.13 \cdot 10^{-5} H$$

- Where: $L_{LK} = 3.5 \mu\text{H}$ (0.1% of magnetizing inductance) → **$L_S = 10 \mu\text{H}$**
- L_S RMS current and T1 primary current are the same (have only AC component)
- Select PQ20/20 platform with:
 - $\Delta B_{PK} = 118 \text{ mT}$, 10 turns Litz wire (160x0.1 mm)
 - N97 EPCOS core, gap 0.77 mm, $\mu_E = 57$
 - Results in copper losses = 0.63 W and core losses = 0.57 W

Block design: PSFB FET drive


- Select turns ratio of T4 = 1:1 to get $V_{DRIVE}=12V$ (AF4779, $L_M = 0.9$ mH)
- Add small R_p (~2...3 Ω) to damp primary winding + $C_p=1$ uF to remove DC comp.
- $C_{f1,2}$ hold $V_{DD} = +12$ V and $V_{EE} = -12$ V voltages during driving peaks (used 22 nF)
- $R_{d1,2}$ are needed to damp the oscillation on V_{DD} & V_{EE}
- Select damping factor ζ in a range of 0.5...1

$$\zeta := 0.5$$




$$R_{d1} = 2 \cdot \zeta \cdot \sqrt{\frac{L_M(T4)}{Ch1}} = 94.4 \Omega$$

= minimum damping factor




Block design: PSFB voltage and current loop

- DAC achieved by PWM-to-average $\rightarrow V\text{-REF}, I\text{-REF}$
- Chosen $R_{flt1} = 2 * R_{flt2}$ and $C_{flt2} = 2 * C_{flt1} \rightarrow$ same F_{CO}
- By selecting $F_{CO} = 16 \text{ Hz}$, $R_{flt1} = 100 \text{ K}$, $C_{flt1} = 100 \text{ nF}$
- R_{BIAS2} biases current loop \rightarrow zero current at startup
- 2 x PWM_REF come from μC timer channels
- If PWM_REF is in three-state condition $\rightarrow V_{OUT}=0, I_{OUT}=0$



Block design: Leverage a microcontroller

Master-slave architecture




Sets and reads RPM




Reads input voltage


CAN bus and digital parallel




Microcontroller



Sets V_{OUT} levels



Sets I_{OUT} and current limit




Internal temperature reading

Block design: Choice of Microcontroller

- Slow voltage and current loops: no need of ultra-high speed microcontroller
- Microcontroller sets V_{OUT} , I_{OUT} , P_{OUT} + managing all “slow” variables
- Functions:
 - Analog inputs (ADC channels): V_{OUT} , I_{OUT} , V_{IN-RMS} , T_{AMB} → 4 x ADC
 - Analog outputs (PWM to analog): V_{OUT} and I_{OUT} REF → 2 x PWM
 - UART (CAN-bus hardware): Full-duplex → CAN RX & TX
 - General purpose I/O: → 28 GPIO
 - V_{OUT} and I_{OUT} precision: 100 ksps is sufficient, $\pm 1\%$ 10-bit ADC
 - V_{OUT} and I_{OUT} setting: $F_{CLOCK} = 16$ MHz and $compare_{FS} = 16000$, PWM = 1 kHz
 - No need for extra-low power consumption
- Selected MSP430F2252:
 - 16 KB + 256 B flash memory
 - 512 B RAM


Block design: Hot-swap + rev-polarity protection



Paralleling modules: UART with CAN bus interface

MASTER

SLAVE #1.....SLAVE #n




Why use digital bus

- Battery charger is “slow” system and digital communication is necessary anyway – hardware interface already implemented
- Fixed M/S assignment – master manages battery-charging, dictates current slaves supply. Slaves simply follow commands and deliver current.
- Only one loop is active – no multi-loop stability problems, nor further parallel loop to stabilize


Module functionality: alarms and warnings

#	Alarm Description
0	Mains too low
1	Mains overvoltage
2	Output overvoltage
3	Output shorted
4	Reverse polarity
5	Over temperature
6	Fan failure
7	DC/DC failure

#	Warning Description
0	Output current limit
1	Output power limit
2	Input current limit
3	Low battery voltage
4	Not used
5	Not used
6	Not used
7	Not used



Block diagram



PMP8740 module

FRONT PANEL



BACK PANEL



Dim: 125 x 170 x 290 mm

EMI Filter & inrush limit

PFC BOOST

Bridge

Main FETs and SiC diode on heatsink

Aux. power supply

μ C

Back-to-back FETs

Output caps

Sync. FETs

Output inductor


DC/DC

Main transformer


Bridge FETs

Test data @ 1.6 KW load (limit of the AC source)


Input voltage and current @ 90 Vac




Bridge voltage and sync. rectifier drain







Input voltage and current @ 230 Vac



PFC FET drain voltage



Module test data



Summary

- Complete design of 2 kW module **PMP8740**
- Module employed in master-slave (M/S) architecture
 - Suits lead-acid and Li-Ion battery charging and redundant telecom apps
- In M/S configuration, firmware is open to
 - Master configuration + slave without display (single multi-kW module)
 - M/S architecture with paralleled modules, separable in different modules (one display + pushbuttons for each module)
- Two modules built and tested - parallel operation proven
 - $\pm 1\%$ unbalance
- Future developments
 - Automatic M/S assignment if the master fails: improved reliability
 - Three-phase connection architecture with (Y) and without neutral (Δ)

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center Home Page

support.ti.com

TI E2E™ Community Home Page

e2e.ti.com

Product Information Centers

Americas	Phone	+1(512) 434-1560
Brazil	Phone	0800-891-2616
Mexico	Phone	0800-670-7544
	Fax	+1(972) 927-6377
	Internet/Email	support.ti.com/sc/pic/americas.htm

Europe, Middle East, and Africa

Phone	
European Free Call	00800-ASK-TEXAS (00800 275 83927)
International	+49 (0) 8161 80 2121
Russian Support	+7 (4) 95 98 10 701

Note: The European Free Call (Toll Free) number is not active in all countries. If you have technical difficulty calling the free call number, please use the international number above.

Fax	+ (49) (0) 8161 80 2045
Internet	www.ti.com/asktexas
Direct Email	asktexas@ti.com

Japan

Phone	Domestic	0120-92-3326
Fax	International	+81-3-3344-5317
	Domestic	0120-81-0036
Internet/Email	International	support.ti.com/sc/pic/japan.htm
	Domestic	www.tij.co.jp/pic

Asia

Phone	
International	+91-80-41381665
Domestic	Toll-Free Number

Note: Toll-free numbers do not support mobile and IP phones.

Australia	1-800-999-084
China	800-820-8682
Hong Kong	800-96-5941
India	000-800-100-8888
Indonesia	001-803-8861-1006
Korea	080-551-2804
Malaysia	1-800-80-3973
New Zealand	0800-446-934
Philippines	1-800-765-7404
Singapore	800-886-1028
Taiwan	0800-006800
Thailand	001-800-886-0010

International	+86-21-23073444
Fax	+8621-23073686
Email	tiasia@ti.com or ti-china@ti.com
Internet	support.ti.com/sc/pic/asia.htm

Important Notice: The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company's products or services does not constitute TI's approval, warranty or endorsement thereof.

B021014

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com