Choosing the Right Fixed Frequency Buck Regulator Control Strategy

Reproduced from
2014 Texas Instruments Power Supply Design Seminar
SEM2100,
Topic 1
TI Literature Number: SLUP317

© 2014, 2015 Texas Instruments Incorporated

Power Seminar topics and online power-training modules are available at:
ti.com/psds
Choosing the Right Fixed Frequency Buck Regulator Control Strategy
Brian Cheng, Eric Lee, Brian Lynch and Robert Taylor

ABSTRACT
The choice of using a non-isolated buck converter topology to reduce a distribution voltage to a lower one for point-of-load applications is an easy one. The buck is simple, has relatively few components and may be configured for a wide variety of applications. The choice of how to manage the control of the converter is not quite as straightforward a decision. In this topic, the operation and basic design considerations of a buck converter are reviewed. The topic then examines the trade-offs between two fixed-frequency control strategies and some enhancements to extend their capabilities. Basic voltage mode control is adapted with input voltage feed-forward and current mode control is enhanced with emulated current mode control. The highlights and challenges for each technique are discussed and select design examples are presented. In a follow-on topic, “Choosing the Right Variable Frequency Buck Regulator Control Strategy”, constant on-time control and its variants are presented.

I. INTRODUCTION
A buck converter operates by applying a pulse width modulated (PWM) waveform of a controlled duty cycle to a low pass L-C filter, thus converting one voltage to a lower one. One side of a switch is connected to an input voltage and the other to an inductor. The switch when turned on connects the input voltage to the inductor of the filter and disconnects it when off. The ratio of the on-time of the switch to the switching period is called the “duty cycle”. The low-pass filter averages the switching voltage, resulting in a relatively constant DC voltage at the converter output. A “catch” diode allows the inductor current to decay when the switch opens, clamping the voltage at the “switching” node (SW) to just below ground and allows the net average inductor current to remain at a constant level.

The input voltage and the duty cycle of the switch determine the output voltage. Equation 1 shows the $V_{OUT}$ to $V_{IN}$ relationship for an ideal (loss-less) buck converter.

$$V_{OUT} = D \cdot V_{IN} = \frac{t_{ON}}{T_{S}} \cdot V_{IN} \quad (1)$$

The duty cycle is defined as the ratio of the main switch on-time to the total switching period. This relationship holds as long as there is continuous current flowing in the inductor, or in Continuous Conduction Mode (CCM). Another mode, called Discontinuous Conduction Mode (DCM), is discussed later in this paper.

In this topic, the equations given are simplified and the effects of circuit losses are omitted. For now, it is understood that circuit losses tend to increase the duty cycle slightly in order to maintain a regulated output voltage. For those interested, the materials listed at the end of this topic provide more detail.

A variation on a simple buck replaces the diode with a controlled switch, or synchronous rectifier (SR). A synchronous rectifier generally has lower losses than a conventional or Schottky diode and so its use is quite popular in DC/DC converters. In operation, the drive of the synchronous rectifier is complementary to that of the upper switch, less a small dead time to prevent both switches being on at the same time. In this
configuration, the inductor circulating current flows through the FET channel, $R_{DS(ON)}$, rather than a diode. This configuration is termed a synchronous buck converter. Figure 2 shows an example of a synchronous buck converter. Accompanying waveforms are presented in following sections.

A. Control Variations

From Equation 1 above, given an input voltage (assume for this discussion it is not controlled) there are two variables remaining that are controllable: period ($T_S$) of the switching and/or on-time ($t_{ON}$) of the switch. Deciding which variable to control to regulate the output voltage of the converter has an impact on the design of the converter and may have system-level implications as well. For example, if there are multiple DC/DC converters in a system, each operating at approximately the same switching frequency, it may be necessary to synchronize them to a common frequency to avoid sub-harmonic noise. In this case, a control technique that relies on modulating the on-time of the switch with a fixed period would be the best choice. Voltage mode control (VMC) and current mode control (CMC) enable this.

Conversely, if fast response to load current variations is most important, then a variable frequency control technique is best. This is because, with fixed frequency control, the duty cycle cannot be changed after a PWM pulse has been delivered to the LC filter. There is a time lag, or latency, of up to a period, from when the load changes to when the next pulse of energy is sent to the inductor. With a variable frequency control technique the period is variable so that when a demand for increased or decreased energy occurs the controller responds with minimal latency.

B. CCM Operation

No matter which control approach is ultimately decided upon, a thorough understanding of the fundamental operating characteristics of the buck topology is necessary. The next step in this discussion is to follow the operation of the circuit for one switching cycle.
i. Turn ON of the Upper Switch

- At some time just prior to turn ON of the upper switch (HDRV), a signal from the control IC turns OFF the synchronous rectifier (LDRV), driving the current in the synchronous rectifier body diode $I_{SR}$ to zero.
- When the PWM signal turns ON the upper switch (HDRV), the SW node is pulled towards the input voltage. In the plot here, the input voltage is 5 volts.
- As the SW node voltage rises above the output voltage level ($V_{OUT}$) the inductor current, $I_L$, begins to increase.
- The current in the upper switch, $I_{SW}$, has a step increase due to the DC bias of the inductor current and increases with the same slope as inductor current.

Figure 3 – Turn ON of upper switch.
\[ \Delta I_{L_{ON}} = V_{S_{IN}} - V_{O_{UT}} \cdot I_{ON} \]

**ii. Steady-State Interval of Upper Switch ON**

- The switching transition is complete.
- Current continues to increase in both the upper switch and inductor according to:

*Figure 4 – Steady-state interval of upper switch ON.*
iii. Turn OFF of Upper Switch and Transition to Turn ON of Lower Switch

- In this interval, the PWM signal turns OFF the upper switch. Then as the inductor current continues to flow, the SW node voltage falls and is clamped below ground by the synchronous rectifier body diode.
- The inductor current transitions to the body diode of the SR.
- The upper switch current falls to zero.
- After the transition is complete, the SR MOSFET is turned ON and the current transitions from the body diode to its channel. Evidence of this is the SW node voltage going closer to GND than the body diode voltage of the MOSFET allowed.
- The current in the inductor begins to decrease according to:

\[ \Delta I_{OFF} = \frac{V_{OUT} + V_{SR}}{L} \cdot t_{OFF} \]

Figure 5 – Turn OFF of upper switch and transition to turn ON of lower switch.
iv. Operation with the Lower Switch ON
- In this freewheeling interval the inductor current flows through the synchronous rectifier.
- During this interval, the voltage across the $R_{ds_{ON}}$ of the SR (SW) decays because of the decay of the current in the inductor.
- At the end of this interval, the SR gate signal LDRV turns OFF the SR and the inductor current transitions from the channel back to its body diode.
- The cycle starts again with the PWM signal turning on the main switch MOSFET.

![Diagram](image)

Figure 6 – Operation with the lower switch ON.
C. Discontinuous Current Operation

One of the key differences in circuit operation between a synchronous and a non-synchronous converter occurs at light loads when the converter’s DC load current is less than half the magnitude of the peak-to-peak ripple current in the output inductor. In a non-synchronous buck converter, when the DC inductor current attempts to go below zero, current no longer flows due to the rectifier diode’s blocking effect. In this condition, the inductor is running “discontinuous” because current flow is interrupted. When this occurs, the SW node rings up to the output voltage and settles at that level until the next switching cycle begins. This low energy ringing is generated by the energy in the inductor resonating with MOSFET parasitic capacitance. Figure 7 shows operating waveforms of a buck converter in DCM.

When the inductor goes discontinuous, the duty cycle required to maintain output voltage regulation is no longer simply the ratio of the output voltage to the input voltage. Equation 2 shows the relationship of the duty cycle to the circuit parameters.

\[
\text{Duty Cycle}_{\text{DCM}} = \frac{2 \cdot L \cdot I_{\text{OUT}}}{T_s \cdot V_{\text{IN}}} \cdot \frac{V_{\text{OUT}}}{V_{\text{IN}} - V_{\text{OUT}}}
\]  

(2)

Notice that the input to output ratio is no longer a linear function of the duty cycle. This is because the inductor acts as a current source feeding the output impedance of the converter. The issue that arises from this effect is that the closed loop gain of the converter is reduced and is no longer a linear function. Care should be taken to verify loop stability and response characteristics under both CCM and DCM conditions.

Figure 7 – Operating waveforms with discontinuous inductor current.
In a synchronous converter, the synchronous rectifier is controlled such that it either allows current to flow in only one direction as in a non-synchronous converter or, by allowing the synchronous rectifier to remain ON for the entire freewheeling interval, operates so that current flows in the reverse direction. The clear advantage is that if current is continuous in the output inductor, then the output voltage will remain a linear function of the duty cycle, and the loop response will be constant over the entire load current range. A disadvantage is that, under light loads, there is now power dissipated in the channel of the SR MOSFET and in the inductor as current flows in the reverse direction.

D. Filter Inductor Determination

The inductor and capacitor form a low pass filter, converting a switching waveform into its averaged equivalent (DC) plus a small amount of output noise. The ripple current in the inductor creates the fundamental portion of the noise. The peak to peak current during CCM operation is:

\[ \Delta I_L (\text{peak to peak}) = \frac{(V_{IN} - V_{OUT} \cdot D \cdot T_S)}{L} \]  

\[ = \frac{(V_{OUT} + V_R \cdot (1 - D) \cdot T_S)}{L} \]  

The voltage impressed across the inductor \( (V_{IN} - V_{OUT}) \) when the upper switch is on induces current to build in the inductor. During the time when the upper switch is off, the inductor current decays at a rate determined by the output voltage plus the drop across the rectifier \( (V_R) \). With fixed frequency operation, the design of the inductor is straightforward. The ripple current is chosen to be 10% to 30% of the full load output current, per Equation 3 above.

With a variable frequency control approach, the filter is also a contributor to the basic function of the converter. Consider a hysteretic control technique: the on-time of the switch is terminated when the output voltage reaches an upper regulation threshold and the output voltage reaches a lower threshold terminating the off-time. Knowledge of the impedance characteristics of the output capacitor is necessary to determine the ripple current necessary to meet the regulation requirements and determine the operating frequency.

A variation of hysteretic control fixes the on-time of the switch (called constant on-time or COT control) and requires the off-time to vary to maintain regulation. Similar to the hysteretic converter, the output capacitor impedance characteristics must be known to ensure the inductor current rise time is consistent with the on-time for the desired operating frequency and regulation voltage.

Notice that if the input voltage were to vary, the fixed frequency controlled converter would experience a change in duty cycle and a change in the peak to peak ripple. The variable frequency control technique maintains a fixed amount of ripple and results in a change in operating frequency.

When losses increase due to an increase in the load current, the resulting duty cycle increase to maintain output voltage regulation causes a slight increase in the peak-to-peak ripple due to the increased duty cycle for the fixed frequency converter. For a constant on-time converter, the increase in losses due to a load increase tends to increase the operating frequency.

E. Output Capacitor Determination

The output capacitors perform multiple functions, and so their selection, both type and value, are important to the performance of the converter. The “parasitic” components associated with a capacitor, equivalent series inductance (ESL) and resistance (ESR), have as much impact on the operation of a converter as the capacitance value itself.

One function of the capacitors is to filter the current from the inductor to a DC voltage. The minimum capacitance is found by:

\[ C_{MIN} = \frac{IC_{P-P}}{8 \cdot F_S \cdot V_{OUT_{P-P}}} \]

A word of caution here: the equation above refers only to the voltage across the capacitance portion of the capacitors. The total ripple and noise is due to this voltage drop plus the drops across the ESL and ESR.
The ripple across the ESR is found by multiplying the ripple current in the inductor by the ESR.

\[ V_{\text{peak, ripple}}^{\text{ESR}} = R_{\text{ESR}} \cdot \Delta I_L \]

The total ripple is the sum of the two components

\[ V_{\text{peak, ripple}}^{\text{TOTAL}} = V_{\text{peak, ripple}}^{\text{C}} + V_{\text{peak, ripple}}^{\text{ESR}} \]

A third component of output noise, spikes, is due to the ESL of the output capacitors. Refer to the References section of this paper for further detail, as the spikes are beyond the scope of this topic.

**F. LC Filter for Transient Response**

Another function of the output capacitors is to act as a “reservoir” for energy during load current transients. For example, during a step load increase, inductor current needs to build from one level to a higher level. If the increase in current is faster than the inductor can support in a single switching cycle, then the remaining energy must come from the output capacitors until the current in the inductor builds to the required level. This means that in an application that requires fast current build up, the ripple current needs to be higher than it otherwise would need to be. With higher ripple current comes the need for more capacitance to keep the ripple low and to support the output voltage during a load transient. Figure 8 show a pictorial description of a step up load transient event.

To determine the capacitance value based on the need to support the output voltage during a load transient:

\[ \Delta V_C = \frac{\Delta I_{\text{STEP}}^2}{2 \cdot (V_{\text{IN}} - V_{\text{OUT}})} \cdot \frac{L}{C} \]

In a later section it will be shown that the loop bandwidth also plays a part in capacitor selection for good transient response.

**II. FIXED FREQUENCY CONTROL TECHNIQUES**

**A. Voltage Mode Control**

Figure 9 – Voltage mode control block diagram.

Figure 9 shows a block diagram of the three main components of a closed loop voltage mode control (VMC) system. The power stage consists of the power switches and output filter. The compensation block includes the output voltage divider, error amplifier, voltage reference and compensation components. The pulse width modulator (PWM) uses a comparator to compare the error signal to a fixed ramp, creating an output pulse train that has a width controllable by the level of the error signal. This output is fed into gate drivers that, in turn, control the power switches.

The next few sections go through each of the blocks in the block diagram. Since the control loop is a closed loop system, it does not really matter where on the loop the designer starts. This example starts with the output filter.
B. Voltage Mode Control Output Filter

Figure 10 – Output filter for a buck converter.

Figure 10 shows the output filter for a buck converter. The simplified output filter consists of the output inductor, output capacitor, equivalent series resistance of the output capacitor and the load (represented by a resistor). This circuit is a second order system; this means that in the “s” domain it has a polynomial that is represented by a quadratic. Equation 4 describes the system. A graphical representation of the Bode plot gain and phase is shown in Figure 11.

The inductor and output capacitor form a double pole at the resonant frequency of the two components. The output capacitance and the ESR create a zero. Below the LC double pole frequency, the gain is flat and equal to 0 dB. Above the LC double pole frequency, the gain changes at a slope of -40 dB per decade. At the resonant frequency the phase also shifts -180 degrees. Beyond the ESR zero frequency, the gain slope changes to -20 dB per decade. There is also a +90 degree phase shift due to the ESR zero.

\[
H_{PS}(s) = \frac{1 + (C_{OUT} \cdot R_{esr}) s}{1 + \frac{L_{OUT}}{R_{OUT}} + R_{esr} \cdot C_{OUT}} + s + \frac{R_{OUT} + R_{esr}}{R_{OUT}} \cdot L_{OUT} \cdot C_{OUT} \cdot s^2
\]

(4)

Figure 11 – Voltage mode output filter plot.
C. Voltage Mode Control Modulator Gain

The pulse width modulator portion of the loop adds a gain factor shown in Equation 5.

\[ H_{\text{Mod}} = \frac{V_{\text{IN}}}{V_{\text{Ramp}}} \]  

(5)

The gain due to the PWM is proportional to \( V_{\text{IN}} \). If the converter has to operate over a wide range of input voltages, this could cause a problem. If the gain changes over input operating conditions, it makes it difficult to optimize the control loop. The loop response has to be lowered to accommodate all conditions. Many controllers that are designed to operate over a wide range use voltage feed forward. This increases the ramp signal proportionally to the input voltage. Figure 12 shows an example of the ramp changing with input voltage.

\[ \text{Figure 12 – Voltage feed forward.} \]

D. Error Amplifier and Compensation

The compensator includes an error amplifier, voltage reference, output voltage divider and compensation components. The purpose of the compensator, as the name suggests, is to compensate for the drop in phase from the power stage and PWM. The goal of the compensator is to adjust the gain of the PWM and power stage so the Bode response maintains a -20 dB per decade slope and a phase margin of at least 45 degrees at the crossover frequency. The output voltage of the power supply is compared to a reference voltage through a resistor divider. This generates an error signal that feeds the PWM comparator. The three most common compensator networks are discussed here.

A Type 1 compensator, also referred to as dominant-pole compensation is shown in Figure 13. This compensator uses a large integrating capacitor across the error amplifier. The response of this amplifier configuration is a -20 dB per decade slope with -90 degrees of phase shift. The pole is located at the origin.

\[ \text{Figure 13 – Simplified type 1 compensator.} \]
Figure 14 shows a type 2 compensator. This adds a resistor and a high frequency capacitor to the type 1 compensator. The type 2 compensator has two poles and one zero. This yields a phase shift of 0 degrees.

A Type 3 compensator is shown in Figure 15. The compensator builds on the type 2 compensator by adding an additional zero and pole combination. The additional components are a resistor and capacitor put in parallel with the high side resistor of the output voltage divider. The type 3 compensator has 3 poles and two zeros. This yields a phase shift of +90 degrees.

Figure 15 – Simplified type 3 compensator.
E. VMC Control Loop

Taking the three parts of the voltage mode controlled power supply and adding them all together yields the full control loop. Figure 16 shows how all of the parts come together. The goal of the loop analysis is to provide sufficient bandwidth to handle the load and line transients. The loop must crossover 0 dB with a -20 dB/decade slope, also termed a minus 1 slope, and maintain at least 45 degrees of phase margin.

F. Pulse Width Limitations

Minimum controllable on-time is an issue seen in fixed frequency converters. There are fixed propagation delays that limit how fast a pulse to the gate drivers can be terminated. Equation 6 shows how the minimum pulse width is calculated for a given buck converter.

\[ T_{on_{min}} \leq \frac{V_{OUT}}{V_{in_{max}} \cdot f_{max}} \]  

(6)

If the calculated value for the on-time is less than the specification for the IC then pulse skipping occurs to maintain the output voltage. This leads to abnormal and increased output voltage ripple patterns. In order to prevent pulse skipping, the frequency is reduced.

G. Closed Loop Transient Performance

Earlier, transient response was briefly discussed in relation to choosing the L and C for the output filter. The equations described there balanced the energy in the inductor versus the charge in the output capacitor. In reality, it is not that simple. The bandwidth of the control loop also plays a role in the response time and voltage deviation of the output. Figure 17 shows a graphical depiction of the two terms.

The loop bandwidth is directly proportional to voltage deviation and the speed of recovery. The higher the crossover frequency, the lower the voltage deviation and faster the recovery. Closing the control loop decreases the output impedance.
of the power stage. For a buck converter, the output filter dominates the output impedance. A simple way to estimate the voltage deviation is to multiply the load step amplitude by the impedance of the output filter at the crossover frequency, as shown in Equation 7. More information can be found in the references.

$$\Delta V_p + \Delta I_{step} \cdot Z_{OUT@fc0}$$  (7)

Figure 17 – Output voltage response to a load step.

H. VMC Summary

Voltage mode control offers a lot of advantages and a few challenges to overcome. Table 1 lists a few of the advantages and disadvantages of the VMC technique.

<table>
<thead>
<tr>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fixed frequency operation</td>
<td>High bandwidth error amplifier required</td>
</tr>
<tr>
<td>Easy to synchronize</td>
<td>Double pole compensation is more difficult</td>
</tr>
<tr>
<td>Voltage regulation is independent of load</td>
<td>Inductor value affects the compensation</td>
</tr>
<tr>
<td>Single feedback loop</td>
<td>Vin affects loop gain (unless using feed forward)</td>
</tr>
<tr>
<td>Less susceptible to noise</td>
<td>Difficult to control light load efficiency modes</td>
</tr>
<tr>
<td>Good load regulation</td>
<td>Multiphase operation requires an extra current sharing loop</td>
</tr>
</tbody>
</table>

Table 1 – Voltage mode control.

III. CURRENT MODE CONTROL

In current mode control, a buck converter controls the inductor current in order to regulate the output voltage. Current mode control can be categorized in two ways: 1) peak (or valley) measured current mode control and 2) average current mode control. In peak current mode, an inner loop regulates the peak inductor current. With valley current mode, the inductor’s valley current is regulated. By regulating average inductor current, noise sensitivity issues are eliminated, as compared with peak or valley current mode control methods.

Figure 18 – Current mode control PWM methods.

The most popular current mode control scheme is peak current mode. Figure 19 shows a block diagram for the peak current mode control. An inner loop controls the converter duty cycle so that the feedback current is equal to a control voltage. The inner current control loop is a sampled data
loop. Peak inductor current feedback is sampled and held until the next switching cycle. The control voltage is generated by the outer loop to maintain output voltage regulation. In this way, the outer loop determines the level of current necessary to deliver the proper output voltage for any load condition.

A. Current Mode Control vs. Voltage Mode Control

While voltage mode control regulates duty cycle to control output voltage directly, current mode control regulates duty cycle to deliver the inductor current required to control the output voltage. Because the inductor current is regulated, the LC resonance in the output filter is avoided and the inductor can be modeled as an ideal current source.

By replacing the inductor with a current source in the current-sampled system, the LC double pole in the control-to-output transfer function is split. One pole moves to a lower frequency and becomes a single load pole, which is easily compensated by the type 2 compensator. The other pole moves higher to one half of the switching frequency.

Equation 8 shows how to calculate the load pole in current mode control. ESR zero frequency is determined per Equation 9 in both voltage and current mode control.

\[
F_{\text{load pole}} = \frac{1}{2\pi R \text{LOAD} C_{\text{OUT}}} \quad [\text{Hz}] \quad (8)
\]

\[
F_{\text{ESR zero}} = \frac{1}{2\pi R_{\text{ESR}} C_{\text{OUT}}} \quad [\text{Hz}] \quad (9)
\]
B. Sub-Harmonic Oscillation and Slope Compensation

Sub-harmonic oscillation is alternation of wide and narrow pulses at the switching node. Figure 22 compares inductor current waveforms in peak current mode control when the duty cycle is less than 50% and greater than 50%. Assuming, for this example, the output voltage has no ripple and the error amplifier output is constant, a perturbation $\Delta I_0$ at the start of the first switching cycle becomes larger at the next switching cycle if the duty cycle is greater than 50%. This instability results in the sub-harmonic oscillation.

(A) $D < 0.5$

(B) $D > 0.5$

Figure 22 – Inductor current after a perturbation.
Additional slope dampens the sub-harmonic oscillation in current mode control. Figure 23 shows waveforms at the input of the PWM comparator with additional slope on top of the sensed inductor current. Because the rising slope, including the additional slope, is greater than the falling slope at the input of PWM comparator as shown in Figure 23, the perturbation $\Delta I_0$ at the start of the first switching cycle is effectively damped and is attenuated at the next switching cycle. Ideally, the sub-harmonic oscillation occurs when the duty cycle is greater than 50% ($D>0.5$) in peak current mode control.

C. Type 2 Loop Compensation

The type 2 compensator is widely used in the current mode buck converter.

![Figure 24 – Type 2 compensation.](image)

This configuration places a pole at DC, a mid-frequency zero and a high frequency pole as shown in Figure 25 (B). The pole at DC minimizes steady state output error. By placing the mid-frequency zero at the power stage load pole and the high frequency pole at the ESR zero, the poles and zeros of the power stage and the compensation tend to cancel, yielding a straight-line frequency response curve. As a result, the open loop response crosses over 0 dB (unity-gain) with a single pole response and 90 degree phase shift as shown in Figure 25 (B).
D. Leading Edge Spike and Blanking

The inner loop monitors inductor current at every cycle and may be sensitive to current sensing noise. Figure 26 shows a way to sense the rising slope of the inductor current in the peak current mode control.

Figure 26 – Peak current mode current sensing.

When the high-side switch turns on and the body diode of the low-side MOSFET turns off, a large reverse recovery current flows, creating a leading edge spike as shown in Figure 27. This spike should be filtered or blanked to prevent a false trip of the PWM comparator.

Figure 27 – Peak current mode leading-edge spike.

E. Summary of Peak Current Mode Control

<table>
<thead>
<tr>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single-pole system allows simple Type 2</td>
<td>Need for slope compensation to eliminate sub-harmonic oscillation</td>
</tr>
<tr>
<td>compensation</td>
<td></td>
</tr>
<tr>
<td>Inherent feed forward improves line transient</td>
<td>Noise sensitivity at leading edge spike</td>
</tr>
<tr>
<td>performance</td>
<td></td>
</tr>
<tr>
<td>Easy implementation of cycle-by-cycle current</td>
<td>Need for relatively long minimum on-time (peak</td>
</tr>
<tr>
<td>limit</td>
<td>current mode)</td>
</tr>
<tr>
<td>Easy current share across multiple converters</td>
<td></td>
</tr>
</tbody>
</table>

Table 2 – Peak-current mode control advantages and disadvantages.

F. Current Mode vs. Emulated Current Mode

Emulated current mode control is intended to mitigate issues caused by a leading edge spike, such as distortion of the sensed inductor current by an RC filter, or a limitation of minimum controllable on-time by blanking the leading edge of the sensed waveform.

Figure 28 shows a block diagram for emulated peak current mode control. The roles of the inner and outer loops are the same as conventional peak current mode control, however now the inner loop sensing of the load current is achieved differently.

Figure 28 – Emulated current mode control diagram.

Emulated current mode control does not actually measure the high-side switch current but, rather, reconstructs an equivalent signal using low-side current sensing and summing an “emulated ramp”.

Figure 29 – Emulated peak current mode current sensing.
Figure 30 – Emulated peak current mode PWM input.

G. Emulated Current Mode Ramp Reconstruction

The reconstruction of the sensed inductor current consists of a sample-and-hold, to provide the DC level, summed with a saw-tooth waveform providing an emulated inductor current ramp. The sample-and-hold builds the DC level, which is derived from the low-side current sensing. The voltage across the sense resistor is sampled just before the high-side switch turn-on and held until the next switching cycle.

The positive ramp signal of conventional peak current mode control is emulated by $C_{RAMP}$ and two current sources within the controller. During the high-side switch on-time, a current source proportional to $V_{IN} - V_{OUT}$ emulates inductor current positive slope. By selecting $C_{RAMP}$ according to Equation (10), a 25 μA source generates an additional ramp for slope compensation.

$$R_S \times A_S = \frac{5 \mu \times L}{C_{RAMP}}$$  (10)

Figure 31 – Ramp generation block.

$$RAMP = \left(5 \mu A/V \times (V_{IN} - V_{OUT}) + 25 \mu A \right) \times \frac{t_{ON}}{C_{RAMP}}$$

Figure 32 – Ramp reconstruction.
H. Comparison of Peak Current Mode and Emulated Current Mode Control

Table 3 shows the comparisons of emulated current mode and peak-current mode control.

<table>
<thead>
<tr>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Noise immunity at leading edge spike</td>
<td>Requires relatively long minimum off-time vs. peak current mode</td>
</tr>
<tr>
<td>Enables relatively short minimum on-time vs. peak current mode</td>
<td></td>
</tr>
</tbody>
</table>

Table 3 – Emulated current mode control advantages and disadvantages.

<table>
<thead>
<tr>
<th>Output voltage regulation</th>
<th>Fixed Frequency Control</th>
<th>Variable Frequency Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>Synchronize to system clock</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Fast transient response</td>
<td>Latency of at least one period</td>
<td>Low latency</td>
</tr>
<tr>
<td>EMI spectrum</td>
<td>High peaks, low average</td>
<td>Low peaks, higher average</td>
</tr>
<tr>
<td>Minimum controllable pulse width</td>
<td>An issue with high frequency and high conversion ratios</td>
<td>May be fixed (COT)</td>
</tr>
<tr>
<td>Loop compensation</td>
<td>Relatively fixed to an application circuit</td>
<td>May be used in multiple applications with little “tuning”</td>
</tr>
</tbody>
</table>

Table 4 – Summary of fixed frequency versus variable frequency control.

V. References


Note: Design examples are located at the end of Topic #2.
TI Worldwide Technical Support

Internet
TI Semiconductor Product Information Center
Home Page
support.ti.com

TI E2E™ Community Home Page
e2e.ti.com

Product Information Centers

**Americas**
- Phone: +1(512) 434-1560
- Brazil
  - Phone: 0800-891-2616
  - Fax: +1(972) 927-6377
- Mexico
  - Phone: 0800-670-7544
  - Fax: +1(972) 927-6377
- Internet/Email: support.ti.com/sc/pic/americas.htm

**Europe, Middle East, and Africa**
- Phone
  - European Free Call: 00800-ASK-Texas
    - (00800 275 83927)
  - International: +49 (0) 8161 80 2121
  - Russian Support: +7 (4) 95 98 10 701
- Fax: +(49) (0) 8161 80 2045
- Internet: www.ti.com/asktexas
- Direct Email: asktexas@ti.com

**Asia**
- Phone
  - Toll-Free Number
    - Note: Toll-free numbers may not support mobile and IP phones.
    - Australia: 1-800-999-084
    - China: 800-820-8682
    - Hong Kong: 800-96-5941
    - India: 000-800-100-8888
    - Indonesia: 001-803-8861-1006
    - Korea: 080-551-2804
    - Malaysia: 1-800-80-3973
    - New Zealand: 0800-446-934
    - Philippines: 1-800-765-7404
    - Singapore: 800-886-1028
    - Taiwan: 0800-006800
    - Thailand: 001-800-886-0010
- International: +86-21-23073444
- Fax: +86-21-23073686
- Email: tiasia@ti.com or ti-china@ti.com
- Internet: support.ti.com/sc/pic/asia.htm

Important Notice: The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

© 2015 Texas Instruments Incorporated
Printed in U.S.A. by (Printer, City, State)
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

<table>
<thead>
<tr>
<th>Audio</th>
<th>Amplifiers</th>
<th>Data Converters</th>
<th>DLP® Products</th>
<th>DSP</th>
<th>Clocks and Timers</th>
<th>Interface</th>
<th>Logic</th>
<th>Power Mgmt</th>
<th>Microcontrollers</th>
<th>RFID</th>
<th>OMAP Applications Processors</th>
<th>Wireless Connectivity</th>
</tr>
</thead>
</table>

Applications

<table>
<thead>
<tr>
<th>Audio</th>
<th>Automotive and Transportation</th>
<th>Communications and Telecom</th>
<th>Computers and Peripherals</th>
<th>Consumer Electronics</th>
<th>Energy and Lighting</th>
<th>Industrial</th>
<th>Medical</th>
<th>Security</th>
<th>Space, Avionics and Defense</th>
<th>Video and Imaging</th>
<th>TI E2E Community</th>
<th>e2e.ti.com</th>
</tr>
</thead>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated