Overview

Our integrated circuits and reference designs help you design radar systems with the performance, power and size needed in the L, S, C and X bands. Our high-speed signal chains provide the foundation to build systems that maximize both signal-to-noise ratio (SNR) and spurious-free dynamic range (SFDR).

Design requirements:

    Radar systems often require:

  • Direct radio frequency (RF) sampling to achieve high bandwidth and dynamic range in L, S and C bands.
  • High levels of integration and low power for X band system size requirements.
  • Synchronized, ultra-low phase noise clocks for element level, phased-array applications.
  • Low-noise power supply for sensitive RF components.

Extend the capabilities of this application

Block diagram

Find products and reference designs for your system.

Technical documentation

View all 15
No results found. Please clear your search and try again.
Type Title Date
Technical articles SigCon Architect: The keys to your high-speed design 27 Oct 2015
User guide JESD204B Start Up: Configuration Requirements and Debug 26 Oct 2012
User guide Understanding JESD204B Subclasses and Deterministic Latency 26 Oct 2012
Application note Common Design Challenges and Proper Use of Fully Differential Amplifiers (FDA) 25 May 2016
Technical articles JESD204B: Determining your link configuration 24 Sep 2014
White paper Ready to make the jump to JESD204B? White Paper (Rev. B) 21 Apr 2015
Technical articles Why application-specific MCU’s are a better solution for PLC than an ASIC 17 Nov 2011
Analog Design Journal Designing for low distortion with high-speed op amps 16 Mar 2005
Analog Design Journal JESD204B multi-device synchronization: Breaking down the requirements 12 May 2015
Application note Powering Sensitive Noise ADC Designs with the TPS62913 Low-Noise Buck Converter PDF | HTML 11 May 2022
Application note Keystone Error Detection and Correction EDC ECC (Rev. A) 10 May 2022
White paper Multicore SoCs stay a step ahead of SoC FPGAs 08 Mar 2016
Application note Wide Bandwidth Receiver Implementation by Interleaving Two Giga-Sampling ADCs 07 Dec 2015
Technical articles Experiment away! New motor kits make it easy to test and learn 03 Dec 2014
Analog Design Journal JESD204B over optical fiber enables new architecture for phased-array radar 02 Feb 2016

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support.

Videos