text.skipToContent text.skipToNavigation


Dual-Channel, 16-Bit, 1.0-GSPS Analog-to-Digital Converter (ADC)

Availability: 3,135


Package | PIN: VQFNP (RMP) | 72
Temp: I (-40 to 85)
Carrier: Partial Tray
Qty Price
1-9 $781.65
10-24 $738.22
25-99 $719.61
100+ $704.95


  • 16-bit resolution, dual-channel, 1-GSPS ADC
  • Noise floor: –159 dBFS/Hz
  • Spectral performance (fIN = 170 MHz at –1 dBFS):
    • SNR: 70 dBFS
    • NSD: –157 dBFS/Hz
    • SFDR: 86dBc (including interleaving tones)
    • SFDR: 89 dBc (except HD2, HD3, andinterleaving tones)
  • Spectral performance (fIN = 350 MHz at –1 dBFS):
    • SNR: 67.5 dBFS
    • NSD: –154.5dBFS/Hz
    • SFDR: 75 dBc
    • SFDR: 85 dBc (except HD2, HD3, andinterleaving tones)
  • Channel isolation: 100 dBc at fIN = 170 MHz
  • Input full-scale: 1.9 VPP
  • Input bandwidth (3 dB): 1.2 GHz
  • On-chip dither
  • Integrated wideband DDC block
  • JESD204B interface with subclass 1 support:
    • 2 lanes per ADC at 10.0 Gbps
    • 4 lanes per ADC at 5.0Gbps
    • Support for multi-chipsynchronization
  • Power dissipation: 1.35 W/Ch at 1 GSPS
  • Package: 72-pin VQFNP (10 mm × 10 mm)

All trademarks are the property of their respective owners.

Texas Instruments  ADS54J60IRMP

The ADS54J60 is a low-power, wide-bandwidth, 16-bit, 1.0-GSPS, dual-channel,analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the devicedelivers a noise floor of –159 dBFS/Hz for applications aiming for highest dynamicrange over a wide instantaneous bandwidth. The device supports the JESD204B serial interface withdata rates up to 10 Gbps, supporting two or four lanes per ADC. The buffered analog input providesuniform input impedance across a wide frequency range while minimizing sample-and-hold glitchenergy. Each ADC channel optionally can be connected to a wideband digital down-converter (DDC)block. The ADS54J60 provides excellent spurious-free dynamic range (SFDR) over a large inputfrequency range with very low power consumption.

The JESD204B interface reduces the number of interface lines, allowing high systemintegration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock toderive the bit clock that is used to serialize the 16-bit data from each channel.