text.skipToContent text.skipToNavigation

CD54HC273F3A ACTIVE

High Speed CMOS Logic Octal D-Type Flip-Flops with Reset

US ECCN: EAR99 US/Local Export Classification Number

Inventory: 2,875
Lot and date code selection may be available
 

Quality information

RoHS No
REACH Affected
Lead finish / Ball material SNPB
MSL rating / Peak reflow N/A for Pkg Type
Quality, reliability
& packaging information

Information included:

  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
View or download

Packaging information

Package | Pins Package qty | Carrier: Operating temperature range (°C)
CDIP (J) | 20 1 | TUBE
-55 to 125
Package | Pins CDIP (J) | 20
Package qty | Carrier: 1 | TUBE
Operating temperature range (°C) -55 to 125
View TI packaging information

Features for the CD54HC273

  • Common Clock and Asynchronous Master Reset
  • Positive Edge Triggering
  • Buffered Inputs
  • Fanout (Over Temperature Range)
    • Standard Outputs...10 LSTTL Loads
    • Bus Driver Outputs...15 LSTTL Loads
  • Wide Operating Temperature Range...–55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
    • 2V to 6V Operation
    • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • HCT Types
    • 4.5V to 5.5V Operation
    • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
    • CMOS Input Compatibility, Il 1µA at VOL, VOH

Data sheet acquired from Harris Semiconductor

Description for the CD54HC273

The ’HC273 and ’HCT273 high speed octal D-Type flip-flops with a direct clear input are manufactured with silicon-gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits.

Information at the D inputis transferred to the Q outputs on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CP) and a common reset (MR). Resetting is accomplished by a low voltage level independent of the clock. All eight Q outputs are reset to a logic 0.

Pricing


Qty Price (USD)
1-99 13.837
100-249 11.28
250-999 8.866
1,000+ 7.52