text.skipToContent text.skipToNavigation
warning This page may load slowly on Internet Explorer. Content on this page may load slowly on Internet Explorer. For a faster experience, please view in Chrome or Firefox.

CDCUA877NMKR ACTIVE

1.8-V/1.9-V phase-lock loop clock driver for DDR2 SDRAM applications

US ECCN: EAR99 US/Local Export Classification Number

Inventory:

Quality information

RoHS Yes
REACH Yes
Lead finish / Ball material SNAGCU
MSL rating / Peak reflow Level-3-260C-168 HR
Quality, reliability
& packaging information

Information included:

  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
View or download

Packaging information

Package | Pins Package qty | Carrier: Operating temperature range (°C)
NFBGA (NMK) | 52 1,000 | LARGE T&R -40 to 85
Package | Pins NFBGA (NMK) | 52
Package qty | Carrier: 1,000 | LARGE T&R
Operating temperature range (°C) -40 to 85
View TI packaging information

Features for the CDCUA877

  • 1.8-V/1.9-V Phase Lock Loop Clock Driver for Double Data Rate (DDR II) Applications
  • Spread Spectrum Clock Compatible
  • Operating Frequency: 125 MHz to 410 MHz
  • Application Frequency: 160 MHz to 410 MHz
  • Low Current Consumption: <200 mA Typ
  • Low Jitter (Cycle-Cycle): ±40 ps
  • Low Output Skew: 35 ps
  • Stabilization Time <6 µs
  • Distributes One Differential Clock Input to Ten Differential Outputs
  • 52-Ball µBGA (MicroStar Junior™ BGA, 0,65-mm pitch)
  • External Feedback Pins (FBIN, FBIN) are Used to Synchronize the Outputs to theInput Clockst
  • Meets or Exceeds CUA877/CAU878 Specification PLL Standard for PC2-3200/4300/5300/6400o
  • Fail-Safe Inputs

MicroStar Junior is a trademark of Texas Instruments.

Description for the CDCUA877

The CDCUA877 is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock input pair (CK, CK) to ten differential pairs of clock outputs (Yn, Yn) and to one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CK, CK), the feedback clocks (FBIN, FBIN), the LVCMOS control pins (OE, OS), and the analog power input (AVDD). When OE is low, the clock outputs, except FBOUT/FBOUT, are disabled while the internal PLL continues to maintain its locked-in frequency. OS (output select) is a program pin that must be tied to GND or VDD. When OS is high, OE functions as previously described. When OS and OE are both low, OE has no affect on Y7/Y7, they are free running. When AVDD is grounded, the PLL is turned off and bypassed for test purposes.

When both clock inputs (CK, CK) are logic low, the device enters in a low power mode. An input logic detection circuit on the differential inputs, independent from input buffers, detects the logic low level and performs in a low power state where all outputs, the feedback, and the PLL are off. When the clock inputs transition from being logic low to being differential signals, the PLL turns back on, the inputs and the outputs are enabled, and the PLL obtains phase lock between the feedback clock pair (FBIN, FBIN) and the clock input pair (CK, CK) within the specified stabilization time.

The CDCUA877 is able to track spread spectrum clocking (SSC) for reduced EMI. This device operates from -40°C to 85°C).

Pricing


Qty Price (USD)
1-99 6.733
100-249 5.489
250-999 4.314
1,000+ 3.659