text.skipToContent text.skipToNavigation


DLP® Display Controller for DLP230GP (0.23 qHD) DMD

Availability: 510


Package | PIN: NFBGA (ZVB) | 176
Temp: C (0 to 70)
Package qty | Carrier: 260 | JEDEC TRAY (5+1)
Qty Price
1-99 $20.86
100-249 $18.54
250-999 $15.24
1,000+ $13.63


  • DLP230GP (.23 qHD) DMD display controller
    • Supports input resolutions up to 720p
    • Low-power DMD interface with interface training
  • Input frame rates up to 120 Hz
  • 24-Bit, input pixel interface including:
    • Parallel or BT656, interface protocols
    • Pixel clock up to 150 MHz
    • Multiple input pixel data format options
  • Pixel data processing including:
    • IntelliBright™ suite of imageprocessing algorithms
      • Content adaptive illumination control
      • Local area brightness boost
    • 1-D keystone correction
    • Color coordinate adjustment
    • Active power management processing
  • External flash support
  • Embedded frame memory (eDRAM)
  • System features including:
    • I2C control of device configuration
    • Programmable LED current control
    • One frame latency

All trademarks are the property of their respective owners.

Texas Instruments  DLPC3432CZVB

The DLPC3432 digital controller, part of the DLP230GP (.23 qHD) chipset, supportsreliable operation of the DLP230GP digital micromirror device (DMD). The DLPC3432 controllerprovides a convenient, multi-functional interface between user electronics and the DMD, enablingsmall form factor and low power display applications.

Visit thegettingstarted with TI DLP®PicoTM displaytechnology page to learn how to get started with the DLP230GP chipset.

The DLP230GP chipset includes established resources to help the user accelerate thedesign cycle, which includeproduction readyoptical modules,opticalmodules manufactures, anddesignhouses.