text.skipToContent text.skipToNavigation

SN74LV166APWR ACTIVE

8-Bit Parallel-Load Shift Registers

Inventory: 7,940
 
Custom reel may be available

Download data sheet for SN74LV166A
  |   View additional information for SN74LV166A

Same as: SN74LV166APWRG4 

Packaging information

Package | Pins TSSOP (PW) | 16
Operating temperature range (℃) I (-40 to 85)
Package qty | Carrier: 2,000 | LARGE T&R
Custom reel may be available
View more packaging information

Quality information

RoHS Yes
REACH Yes
Lead finish / Ball material NIPDAU
MSL rating / Peak reflow Level-1-260C-UNLIM
Material content View
DPPM / MTBF / Fit rate View
Qualification summary View
Ongoing reliability monitoring View
Device marking View

Features

  • 2-V to 5.5-V VCC Operation
  • Max tpd of 10.5 ns at 5 V
  • Typical VOLP (Output Ground Bounce)
        <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
        >2.3 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Partial-Power-Down-Mode Operation
  • Synchronous Load
  • Direct Overriding Clear
  • Parallel-to-Serial Conversion
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

Description

The 'LV166A devices are 8-bit parallel-load shift registers, designed for 2-V to 5.5-V VCC operation.

The 'LV166A parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an overriding clear (CLR\) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD\) input. When high, SH/LD\ enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR\ overrides all other inputs, including CLK, and resets all flip-flops to zero.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

Qty Price
1-99 $0.85
100-249 $0.66
250-999 $0.48
1,000+ $0.35

Alternative carriers

Part number SN74LV166APW
Package qty | Carrier 90 | TUBE
Inventory 1,080
Qty | Price (USD) 1ku | $0.41