text.skipToContent text.skipToNavigation

SN74LVC1G74DCTR ACTIVE

Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset

Inventory: 71,701
 
Custom reel may be available

Download data sheet for SN74LVC1G74
  |   View additional information for SN74LVC1G74

Packaging information

Package | Pins SSOP (DCT) | 8
Operating temperature range (°C) Q (-40 to 125)
Package qty | Carrier: 3,000 | LARGE T&R
Custom reel may be available
View more packaging information

Quality information

RoHS Yes
REACH Yes
Lead finish / Ball material NIPDAU
MSL rating / Peak reflow Level-1-260C-UNLIM
Material content View
DPPM / MTBF / Fit rate View
Qualification summary View
Ongoing reliability monitoring View
Device marking View

Features

  • Available in the Texas Instruments
    NanoFree™ Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Supports Down Translation to VCC
  • Max tpd of 5.9 ns at 3.3 V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce)
    < 0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
    > 2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model
    • 200-V Machine Model
    • 1000-V Charged-Device Model

All trademarks are the property of their respective owners.

Description

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-VVCC operation.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using thedie as the package.

A low level at the preset (PRE) or clear(CLR) input sets or resets the outputs, regardless of the levels of theother inputs. When PRE and CLR are inactive (high),data at the data (D) input meeting the setup time requirements is transferred to the outputs on thepositive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is notrelated directly to the rise time of the clock pulse. Following the hold-time interval, data at theD input can be changed without affecting the levels at the outputs.

This device is fully specified for partial-power-down applications usingIoff. The Ioff circuitry disables the outputs,preventing damaging current backflow through the device when it is powered down.

Qty Price
1-99 $0.499
100-249 $0.339
250-999 $0.262
1,000-9,999 $0.174
10,000+ $0.162