text.skipToContent text.skipToNavigation

SN75LVDS386DGGR ACTIVE

16-channel LVDS receiver

Inventory: 5,979
 
Download data sheet for the SN75LVDS386
  |   View additional information for the SN75LVDS386

Quality information

RoHS Yes
REACH Yes
Lead finish / Ball material NIPDAU
MSL rating / Peak reflow Level-2-260C-1 YEAR
Material content View
DPPM / MTBF / Fit rate View
Qualification summary View
Ongoing reliability monitoring View
Device marking View

Packaging information

Package | Pins Operating temperature range (°C) Package qty | Carrier:
TSSOP (DGG) | 64 C (0 to 70) 2,000 | LARGE T&R
View more packaging information

Features for the  SN75LVDS386

  • Four- (’390), Eight- (’388A), or Sixteen- (’386)
    Line Receivers Meet or Exceed the Requirements
    of ANSI TIA/EIA-644 Standard
  • Integrated 110-Ω Line Termination
    Resistors on LVDT Products
  • Designed for Signaling Rates Up to 250 Mbps
  • SN65 Versions Bus-Terminal ESD Exceeds
    15 kV
  • Operates From a Single 3.3-V Supply
  • Typical Propagation Delay Time of 2.6 ns
  • Output Skew 100 ps (Typical) Part-To-Part
    Skew Is Less Than 1 ns
  • LVTTL Levels Are 5-V Tolerant
  • Open-Circuit Fail Safe
  • Flow-Through Pinout
  • Packaged in Thin Shrink Small-Outline
    Package With 20-mil Terminal Pitch

Description for the SN75LVDS386

This family of 4-, 8-, or 16-differential line receivers (with optional integrated termination) implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3-V supply rail.

Any of the differential receivers provides a valid logical output state with a ±100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes. Additionally, the high-speed switching of LVDS signals almost always requires the use of a line impedance matching resistor at the receiving end of the cable or transmission media. The LVDT products eliminate this external resistor by integrating it with the receiver.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of receivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. When used with its companion, the 8- or 16-channel driver (the SN65LVDS389 or SN65LVDS387, respectively), over 200 million data transfers per second in single-edge clocked systems are possible with little power.

The ultimate rate and distance of data transfer depends on the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

Pricing

Qty Price(USD)
1-99 $7.448
100-249 $6.072
250-999 $4.773
1,000+ $4.048

Additional package qty | carrier options

SN75LVDS386DGG ACTIVE
Package qty | Carrier 25 | TUBE
Inventory 475
Qty | Price (USD) 1ku | $4.752 1-99 $8.744 100-249 $7.128 250-999 $5.603 1,000+ $4.752