text.skipToContent text.skipToNavigation
warning This page may load slowly on Internet Explorer. Content on this page may load slowly on Internet Explorer. For a faster experience, please view in Chrome or Firefox.

TLC555IDR ACTIVE

2.1-MHz, 250-µA, Low-Power Timer

Same as: TLC555IDRG4   This part number is identical to the part number listed above. You can only order quantities of the part number listed above.

US ECCN: EAR99 US/Local Export Classification Number

Quality information

RoHS Yes
REACH Yes
Lead finish / Ball material NIPDAU
MSL rating / Peak reflow Level-1-260C-UNLIM
Quality, reliability
& packaging information

Information included:

  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
View or download

Packaging information

Package | Pins Package qty | Carrier: Operating temperature range (°C)
SOIC (D) | 8 2,500 | LARGE T&R -40 to 85
Package | Pins SOIC (D) | 8
Package qty | Carrier: 2,500 | LARGE T&R
Operating temperature range (°C) -40 to 85
View TI packaging information

Features for the TLC555

  • Very low power consumption:
    • 1-mW typical at VDD = 5 V
  • Capable of operation in astable mode
  • CMOS output capable of swinging rail to rail
  • High output current capability
    • Sink: 100-mA typical
    • Source: 10-mA typical
  • Output fully compatible with CMOS, TTL, and MOS
  • Low supply current reduces spikes during output transitions
  • Single-supply operation from 2 V to 15 V
  • Functionally interchangeable with the NE555; has same pinout
  • ESD protection exceeds 2000 V per MIL-STD-883C, method 3015.2
  • Available in Q-temp automotive
    • High-reliability automotive applications
    • Configuration control and print support
    • Qualification toautomotive standards

Description for the TLC555

The TLC555 is a monolithic timing circuit fabricated using the TILinCMOS™ process. The timer is fully compatiblewith CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Because of its high inputimpedance, this device supports smaller timing capacitors than those supported by the NE555 orLM555. As a result, more accurate time delays and oscillations are possible. Power consumption islow across the full range of power-supply voltage.

Like the NE555, the TLC555 has a trigger level equal to approximately one-third of thesupply voltage and a threshold level equal to approximately two-thirds of the supply voltage. Theselevels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG)falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above thetrigger level and the threshold input (THRES) is above the threshold level, the flip-flop is resetand the output is low. The reset input (RESET) can override all other inputs and can be used toinitiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low.Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH)and GND. All unused inputs must be tied to an appropriate logic level to prevent falsetriggering.

Pricing


Qty Price (USD)
1-99 0.58
100-249 0.447
250-999 0.329
1,000+ 0.235

Additional package qty | carrier options

Package qty | Carrier 75 | TUBE
Inventory
Qty | Price (USD) 1ku | 0.279 1-99 0.689 100-249 0.53 250-999 0.39 1,000+ 0.279