text.skipToContent text.skipToNavigation


TSW4806EVM: Low Cost Programmable Clock Source



  • Multi-mode: Dual PLL, single PLL, and clock distribution
  • Dual Loop PLLatinum PLL Architecture
    • PLL1
      Holdover mode when input clocks are lost
      Automatic or manual triggering/recovery
      Integrated Low-Noise VCO
  • 50% duty cycle output divides, 1 to 1045 (even and odd)
  • LVPECL, LVDS, or LVCMOS programmable outputs
  • Precision digital delay, fixed or dynamically adjustable
  • 25 ps step analog delay control
  • 2 differential outputs
  • 4 single-ended outputs
  • 0-delay mode
  • On board 10MHz reference oscillator
  • User friendly Graphical User Interface (GUI)
  • Texas Instruments  TSW4806EVM

    The TSW4806 Evaluation Module uses a LMK04806 device, the industry's highest performance clock conditioner with superior clock jitter cleaning, generation, and distribution with advanced features to meet next generation system requirements. The dual loop PLL architecture enables very low jitter when used with a low noise VCXO reference source.

    The dual loop architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal oscillator circuit, and a high-performance voltage controlled oscillator (VCO). The first PLL (PLL1) provides a low-noise jitter cleaner function while the second PLL (PLL2) performs the clock generation. PLL1 can be configured to either work with an external VCXO module or the integrated crystal oscillator with an external tunable crystal and varactor diode. When used with a very narrow loop bandwidth, PLL1 uses the superior close in phase noise (offsets below 50 kHz) of the VCXO module or the tunable crystal to clean the input clock. The output of PLL1 is used as the clean input reference to PLL2 where it locks the integrated VCO. The loop bandwidth of PLL2 can be optimized to clean the far-out phase noise (offsets above 50 kHz) where the integrated VCO outperforms the VCXO module or tunable crystal used in PLL1.

    The LMK04806B provides 6 output clocks capable of jitter below 100fs rms and output frequencies up to 1300MHz (LVPECL/LVDS) and 250MHz (CMOS)