text.skipToContent text.skipToNavigation

74LVCHR32245AZKER

32-Bit Bus Transceiver with 3-State Outputs

Packaging

Package | PIN: ZKE | 96
Temp: I (-40 to 85)
Carrier: Cut Tape
Qty Price
1-9 $3.87
10-24 $3.48
25-99 $3.24
100-249 $2.84
250-499 $2.66
500-749 $2.26
750-999 $1.91
1000+ $1.82

Features

  • Member of the Texas Instruments Widebus+™ Family
  • Operates From 1.65 V to 3.6 V
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 4.8 ns at 3.3 V
  • Input and Output Ports Have Equivalent 26- Series Resistors, So No External Resistors Are Required
  • Typical VOLP (Output Ground Bounce)
        <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
        >2 V at VCC = 3.3 V, TA = 25°C
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Ioff Supports Partial-Power-Down Mode Operation
  • Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC)
  • Other Products to Consider: SN74LVC32245, SN74LVCH32245A, SN74LVCR32245A
  • Latch-Up Performance Exceeds 250 mA Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

Widebus+ is a trademark of Texas Instruments.

Texas Instruments  74LVCHR32245AZKER

This 32-bit (quad-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V VCC operation.

The SN74LVCHR32245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as four 8-bit transceivers, two 16-bit transceivers, or one 32-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE)\ input can be used to disable the device so that the buses are effectively isolated.

The data I/Os and control inputs are overvoltage tolerant. This feature allows the use of this device for down translation in a mixed-voltage environment.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- resistors to reduce overshoot and undershoot.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by OE\ or DIR.