text.skipToContent text.skipToNavigation


High Speed CMOS Logic Octal D-Type Flip-Flop with Reset


Package | PIN: N | 20
Temp: M (-55 to 125)
Carrier: Partial Tube
Qty Price
1-9 $0.65
10-24 $0.58
25-99 $0.53
100-249 $0.46
250-499 $0.42
500-749 $0.34
750-999 $0.27
1000+ $0.25


  • Common Clock and Asynchronous Master Reset
  • Positive Edge Triggering
  • Buffered Inputs
  • Fanout (Over Temperature Range)
    • Standard Outputs...10 LSTTL Loads
    • Bus Driver Outputs...15 LSTTL Loads
  • Wide Operating Temperature Range...–55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
    • 2V to 6V Operation
    • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • HCT Types
    • 4.5V to 5.5V Operation
    • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
    • CMOS Input Compatibility, Il 1µA at VOL, VOH

Data sheet acquired from Harris Semiconductor

Texas Instruments  CD74HCT273E

The ’HC273 and ’HCT273 high speed octal D-Type flip-flops with a direct clear input are manufactured with silicon-gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits.

Information at the D inputis transferred to the Q outputs on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CP) and a common reset (MR). Resetting is accomplished by a low voltage level independent of the clock. All eight Q outputs are reset to a logic 0.