CD74HCT640E

text.skipToContent text.skipToNavigation

CD74HCT640E

High Speed CMOS Logic Octal Inverting Bus Transceiver with 3-State Outputs

Packaging

Package | PIN: N | 20
Temp: M (-55 to 125)
Carrier: Partial Tube
Qty Price
1-9 $3.12
10-24 $2.81
25-99 $2.61
100-249 $2.29
250-499 $2.15
500-749 $1.83
750-999 $1.54
1000+ $1.47

Features

  • Buffered Inputs
  • Three-State Outputs
  • Applications in Multiple-Data-Bus Architecture
  • Fanout (Over Temperature Range)
    • Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
    • Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
  • Wide Operating Temperature Range . . . -55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
    • 2V to 6V Operation
    • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • HCT Types
    • 4.5V to 5.5V Operation
    • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
    • CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH

Texas Instruments  CD74HCT640E

The ’HC640 and ’HCT640 silicon-gate CMOS three-state bidirectional inverting and non-inverting buffers are intended for two-way asynchronous communication between data buses. They have high drive current outputs which enable high-speed operation when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuits, and have speeds comparable to low power Schottky TTL circuits. They can drive 15 LSTTL loads. The ’HC640 and ’HCT640 are inverting buffers.

The direction of data flow (A to B, B to A) is controlled by the DIR input.

Outputs are enabled by a low on the Output Enable input (OE\); a high OE\ puts these devices in the high impedance mode.