CDCLVP1216RGZT

text.skipToContent text.skipToNavigation

CDCLVP1216RGZT

Low Jitter, 2-Input Selectable 1:16 Universal-to-LVPECL Buffer

Packaging

Package | PIN: RGZ | 48
Temp: I (-40 to 85)
Carrier: Cut Tape
Qty Price
1-9 $15.91
10-24 $14.80
25-99 $14.28
100-249 $12.47
250-499 $11.87
500-749 $10.93
750-999 $9.81
1000+ $9.78

Features

  • 2:16 Differential Buffer
  • Selectable Clock Inputs Through Control Pin
  • Universal Inputs Accept LVPECL, LVDS, and LVCMOS/
    LVTTL
  • 16 LVPECL Outputs
  • Maximum Clock Frequency: 2 GHz
  • Maximum Core Current Consumption: 110 mA
  • Very Low Additive Jitter: <100 fs, RMS in 10-kHz to
    20-MHz Offset Range:
    • 57 fs, RMS (Typical) at 122.88 MHz
    • 48 fs, RMS (Typical) at 156.25 MHz
    • 30 fs, RMS (Typical) at 312.5 MHz
  • 2.375-V to 3.6-V Device Power Supply
  • Maximum Propagation Delay: 550 ps
  • Maximum Output Skew: 30 ps
  • LVPECL Reference Voltage, VAC_REF, Available
    for Capacitive-Coupled Inputs
  • Industrial Temperature Range: –40°C to +85°C
  • Supports 105°C PCB Temperature (Measured with a
    Thermal Pad)
  • ESD Protection Exceeds 2000 V (HBM)
  • Available in 7-mm × 7-mm VQFN-48 (RGZ) Package

Texas Instruments  CDCLVP1216RGZT

The CDCLVP1216 is a highly versatile, low additive jitter buffer that can generate 16 copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The CDCLVP1216 features an on-chip multiplexer (MUX) for selecting one of two inputs that can be easily configured solely through a control pin. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 30 ps, making the device a perfect choice for use in demanding applications.

The CDCLVP1216 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to 16 pairs of differential LVPECL clock outputs (OUT0, OUT15) with minimum skew for clock distribution. The CDCLVP1216 can accept two clock sources into an input multiplexer. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.

The CDCLVP1216 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.

The CDCLVP1216 is packaged in a small 48-pin, 7-mm × 7-mm VQFN package and is characterized for operation from –40°C to +85°C.