CY74FCT273TQCT

text.skipToContent text.skipToNavigation

CY74FCT273TQCT

Octal D-Type Flip-Flops with Clear

Packaging

Package | PIN: DBQ | 20
Temp: I (-40 to 85)
Carrier: Cut Tape
Qty Price
1-9 $1.21
10-24 $1.08
25-99 $1.00
100-249 $0.86
250-499 $0.79
500-749 $0.65
750-999 $0.52
1000+ $0.46

Features

  • Function, Pinout, and Drive Compatible With FCT and F Logic
  • Reduced VOH (Typically = 3.3 V) Versions of Equivalent FCT Functions
  • Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
  • Ioff Supports Partial-Power-Down Mode Operation
  • Matched Rise and Fall Times
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • Fully Compatible With TTL Input and Output Logic Levels
  • CY54FCT273T
    • 32-mA Output Sink Current
    • 12-mA Output Source Current
  • CY74FCT273T
    • 64-mA Output Sink Current
    • 32-mA Output Source Current

Texas Instruments  CY74FCT273TQCT

The \x92FCT273T devices consist of eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered-clock (CP) and master-reset (MR\) inputs load and reset all flip-flops simultaneously. These devices are edge-triggered registers. The state of each D input (one setup time before the low-to-high clock transition) is transferred to the corresponding flip-flop\x92s Q output. All outputs are forced low by a low logic level on the MR\ input.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.