DRV3220QPHPRQ1

text.skipToContent text.skipToNavigation

DRV3220QPHPRQ1

Three-Phase Automotive Gate Driver

Packaging

Package | PIN: PHP | 48
Temp: Q (-40 to 125)
Carrier: Cut Tape
Qty Price
1-9 $7.71
10-24 $6.93
25-99 $6.48
100-249 $5.81
250-499 $5.42
500-749 $4.72
750-999 $4.08
1000+ $4.00

Features

  • AEC-Q100 Qualified for Automotive Applications:
    • Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature
  • Three-Phase Bridge Driver for Motor Control
  • Suitable for 12-V and 24-V Applications
  • Integrated Boost Converter, Gate Drive to 4.75 V
  • Drives 6 Separate N-Channel Power MOSFETs
  • Strong 1-A Gate Drive for High-Current FETs
  • Programmable Dead Time
  • PWM Frequency up to 20 kHz
  • Supports 100% Duty Cycle Operation
  • Short-Circuit Protection
    • VDS-Monitoring (Adjustable Detection Level)
  • Overvoltage and Undervoltage Protection
  • Overtemperature Warning and Shut Down
  • Sophisticated Failure Detection and Handling Through SPI
  • System Supervision
    • Q&A Watchdog
    • I/O Supply Monitoring
    • ADREF Monitoring
  • Programmable Internal Fault Diagnostics
  • Sleep Mode Function
  • Thermally-Enhanced 48-Pin HTQFP PowerPAD IC Package (7-mm × 7-mm Body)

All trademarks are the property of their respective owners.

Texas Instruments  DRV3220QPHPRQ1

The DRV3220-Q1 bridge driver is dedicated to automotive three-phase brushless DC motor control applications. The device provides six dedicated drivers for standard-level N-channel MOSFET transistors. A boost converter with an integrated FET provides the overdrive voltage, allowing full control on the power stages even for low battery voltage down to 4.75 V. The strong driver strength is suitable for high-current applications and programmable to limit peak output current.

The device incorporates robust FET protection and system monitoring functions like a Q&A watchdog and voltage monitors for I/O supplies and ADC reference voltages. Integrated internal diagnostic functions can be accessed and programmed through an SPI interface.

For all available packages, see the orderable addendum at the end of the data sheet.