text.skipToContent text.skipToNavigation


Multi-Channel Digital Audio Deserializer


Package | PIN: RHS | 48
Temp: T (-40 to 105)
Carrier: Cut Tape
Qty Price
1-9 $9.05
10-24 $8.42
25-99 $8.12
100-249 $7.10
250-499 $6.75
500-749 $6.21
750-999 $5.58
1000+ $5.56


  • Digital Audio Deserializer
  • Flexible Digital Audio Outputs, supporting I2S
    (Stereo) and TDM (Multi-Channel) Formats
  • Coaxial or Single Differential Pair Interconnect
  • High Speed Serial Input Interface
  • Very Low Latency (<15 µs)
  • Bidirectional Control Interface Channel with I2C
    Compatible Serial Control Bus
  • Supports up to 8 Stereo I2S or TDM Audio Outputs
  • Supports Audio System Clocks from 10 MHz to 50 MHz
  • Single 1.8V Supply
  • 1.8V or 3.3V I/O Interface
  • 4/4 Dedicated General Purpose Inputs/Outputs
  • AC-Coupled STP or Coaxial Cable up to 15m
  • DC-Balanced & Scrambled Data w/ Embedded Clock
  • Adaptive Cable Equalization
  • At-Speed Link BIST Mode and LOCK Status Pin
  • Automotive Grade Product: AEC-Q100 Grade 2 Qualified
  • Temperature Range: –40°C to 105°C
  • ISO 10605 and IEC 61000-4-2 ESD Compliant

Texas Instruments  DS90UA102TRHSRQ1

The DS90UA102-Q1 Deserializer, in conjunction with the DS90UA101-Q1 Serializer, provides a solution for distribution of digital audio in multi-channel audio systems. It receives a high-speed serialized interface with an embedded clock over a single shielded twisted pair or coaxial cable. The serial bus scheme supports high speed forward data transmission and low speed bidirectional control channel over the link. Consolidation of digital audio, general-purpose IO, and control signals over a single differential pair reduces the interconnect size and weight, while also reducing design challenges related to skew and system latency.

The DS90UA102-Q1 Deserializer extracts the clock and level shifts the signals from high-speed low voltage differential signaling to single-ended LVCMOS. The device outputs up to eight digital audio data channels, word/frame sync, bit clock, and system clock.

Four dedicated general purpose input pins and four general purpose output pins allow flexible implementation of control and interrupt signals to and from remote devices.

Adaptive equalization of the serial input stream provides compensation for transmission medium losses of the cable and reduces medium-induced deterministic jitter.