text.skipToContent text.skipToNavigation

DS90UB914ATRHSTQ1

25-100MHz 10/12-Bit FPD-Link III Deserializer

Packaging

Package | PIN: RHS | 48
Temp: S (-40 to 105)
Carrier: Cut Tape
Qty Price
1-9 $7.32
10-24 $6.80
25-99 $6.57
100-249 $5.74
250-499 $5.46
500-749 $5.02
750-999 $4.51
1000+ $4.50

Features

  • Qualified for Automotive Applications AEC-Q100
    • Device Temperature Grade 2: –40℃ to +105℃ Ambient Operating TemperatureRange
    • Device HBM ESD Classification Level ±8kV
    • Device CDMESD Classification Level C6
  • 25-MHz to 100-MHz Input Pixel Clock Support
  • Programmable Data Payload:
    • 10-bit Payload up to 100-MHz
    • 12-bit Payload up to 75-MHz
  • Continuous Low Latency Bidirectional Control Interface Channel with I2C Support at 400-kHz
  • 2:1 Multiplexer to choose between two input images
  • Capable of Receiving over 15-m Coaxial or 20-m Shielded Twisted-pair Cables
  • Robust Power-Over-Coaxial (PoC) Operation
  • Receive Equalizer Automatically Adapts for Changes in Cable Loss
  • LOCK Output Reporting Pin and @SPEED BIST Diagnosis Feature to Validate Link Integrity
  • Single Power Supply at 1.8-V
  • ISO 10605 and IEC 61000-4-2 ESD Compliant
  • EMI/EMC Mitigation with Programmable Spread Spectrum (SSCG) and Receiver Staggered Outputs

All trademarks are the property of their respective owners.

Texas Instruments  DS90UB914ATRHSTQ1

The DS90UB914A-Q1 device offers an FPD-Link III interface with a high-speed forwardchannel and a bidirectional control channel for data transmission over a single coaxial cable ordifferential pair. The DS90UB914A-Q1 device incorporates differential signaling on both thehigh-speed forward channel and bidirectional control channel data paths. The deserializer istargeted for connections between imagers and video processors in an ECU (Electronic Control Unit).This device is ideally suited for driving video data requiring up to 12-bit pixel depth plus twosynchronization signals along with bidirectional control channel bus.

The deserializer features a multiplexer to allow selection between two input imagers, oneactive at a time. The primary video transport converts 10-bit or 12-bit data to a single high-speedserial stream, along with a separate low latency bidirectional control channel transport thataccepts control information from an I2C port and is independent of video blanking period.

Using TI’s embedded clock technology allows transparent full-duplexcommunication over a single differential pair, carrying asymmetrical-bidirectional control channelinformation. This single serial stream simplifies transferring a wide data bus over PCB traces andcable by eliminating the skew problems between parallel data and clock paths. This significantlysaves system cost by narrowing data paths that in turn reduce PCB layers, cable width, andconnector size and pins. In addition, the Deserializer inputs provide adaptive equalization tocompensate for loss from the media over longer distances. Internal DC-balanced encoding/decoding isused to support AC-coupled interconnects.