LMK00334RTVTQ1

text.skipToContent text.skipToNavigation

LMK00334RTVTQ1

4-Output PCIe/Gen1/Gen2/Gen3/Gen4 Clock Buffer and Level Translator

Packaging

Package | PIN: RTV | 32
Temp: T (-40 to 105)
Carrier: Cut Tape
Qty Price
1-9 $3.31
10-24 $2.98
25-99 $2.77
100-249 $2.43
250-499 $2.28
500-749 $1.94
750-999 $1.63
1000+ $1.56

Features

  • AEC-Q100 Qualified for Automotive Applications:
    • Device Temperature Grade 2: –40°C to 105°C Ambient Operating TemperatureRange
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classification Level C5
    • Device MM ESDClassification Level M2
  • 3:1 Input Multiplexer
    • Two Universal Inputs Operate up to 400 MHzand Accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or Single-Ended Clocks
    • OneCrystal Input Accepts a 10- to 40-MHz Crystal or Single-EndedClock
  • Two Banks With Two Differential Outputs Each
    • HCSL, or Hi-Z(Selectable)
    • Additive RMS Phase Jitter for PCIe Gen3/Gen4 at 100MHz:
      • 30 fs RMS (typical)
  • High PSRR: –72 dBc at 156.25 MHz
  • LVCMOS Output With Synchronous Enable Input
  • Pin-Controlled Configuration
  • VCC Core Supply: 3.3 V ± 5%
  • Three Independent VCCO Output Supplies: 3.3 V, 2.5 V ± 5%
  • Industrial Temperature Range: –40°C to +105°C
  • 32-Lead WQFN (5 mm × 5 mm)

All trademarks are the property of their respective owners.

Texas Instruments  LMK00334RTVTQ1

The LMK00334-Q1 device is a 4-output HCSL fanout bufferintended for high-frequency, low-jitter clock, data distribution, and level translation. The inputclock can be selected from two universal inputs or one crystal input. The selected input clock isdistributed to two banks of two HCSL outputs and one LVCMOS output. The LVCMOS output has asynchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00334-Q1 operates from a 3.3-V core supply and three independent
3.3-V or 2.5-V output supplies.

The LMK00334-Q1 provides high performance, versatility, andpower efficiency, making it ideal for replacing fixed-output buffer devices while increasing timingmargin in the system.