text.skipToContent text.skipToNavigation

LMK00725PW

Low Skew, 1-to-5, Differential-to-3.3V LVPECL Fanout Buffer

Packaging

Package | PIN: PW | 20
Temp: I (-40 to 85)
Carrier: Partial Tube
Qty Price
1-9 $8.09
10-24 $7.28
25-99 $6.80
100-249 $6.10
250-499 $5.69
500-749 $4.95
750-999 $4.29
1000+ $4.20

Features

  • Five 3.3V Differential LVPECL Outputs
    • Additive Jitter: 43 fs RMS (typ) @ 312.5 MHz
    • Noise Floor (≥1 MHz offset):
      –158 dBc/Hz (typ) @ 312.5 MHz
    • Output Frequency: 650 MHz (max)
    • Output Skew: 35 ps (max)
    • Part-to-Part Skew: 100 ps (max)
    • Propagation Delay: 0.37 ns (max)
  • Two Differential Input Pairs (pin-selectable)
    • CLKx, nCLK Input Pairs can accept LVPECL,
      LVDS, HCSL, SSTL, LVHSTL, or Single-Ended
      Signals
  • Synchronous Clock Enable
  • Power Supply: 3.3V ±5%
  • Package: 20-Lead TSSOP
  • Industrial Temperature Range: –40°C to +85°C

Texas Instruments  LMK00725PW

The LMK00725 is a low skew, high-performance clock fanout buffer which can distribute up to five 3.3V LVPECL outputs from one of two inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable pin is asserted or de-asserted. The low additive jitter and phase noise floor and ensured output and part-to-part skew characteristics make the LMK00725 ideal for applications demanding high performance and repeatability.