LMK04828SNKDTEP

text.skipToContent text.skipToNavigation

LMK04828SNKDTEP

Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner

Packaging

Package | PIN: NKD | 64
Temp: S (-55 to 105)
Carrier: Cut Tape
Qty Price
1-9 $40.90
10-24 $38.24
25-99 $37.03
100-249 $32.91
250-499 $32.67
500-749 $30.73
750-999 $27.59
1000+ $27.50

Features

  • EP Features
    • Gold Bondwires
    • Temperature Range: –55to +105 °C
    • Lead FinishSnPb
  • Maximum Distribution Frequency: 3.2 GHz
  • JESD204B Support
  • Ultra-Low RMS Jitter
    • 88-fs RMS Jitter (12 kHz to 20MHz)
    • 91-fs RMS Jitter (100 Hz to 20 MHz)
    • –162.5 dBc/HzNoise Floor at 245.76 MHz
  • Up to 14 Differential Device Clocks From PLL2
    • Up to 7 SYSREF Clocks
    • MaximumClock Output Frequency 3.2 GHz
    • LVPECL, LVDS, HSDS, LCPECL Programmable OutputsFrom PLL2
  • Up to 1 Buffered VCXO/Crystal Output From PLL1
    • LVPECL, LVDS, 2xLVCMOSProgrammable
  • Multi-Mode: Dual PLL, Single PLL, and Clock Distribution
  • Dual Loop PLLatinum™ PLL Architecture
  • PLL1
    • Up to 3 Redundant InputClocks
      • Automatic and Manual Switchover Modes
      • Hitless Switching and LOS
    • Integrated Low-Noise CrystalOscillator Circuit
    • Holdover Mode When Input Clocks areLost
  • PLL2
    • Normalized [1 Hz] PLL Noise Floor of
      –227 dBc/Hz
    • Phase Detector Rate up to 155MHz
    • OSCin Frequency-Doubler
    • Two Integrated Low-NoiseVCOs
  • 50% Duty Cycle Output Divides, 1 to 32
    (Even and Odd)
  • Precision Digital Delay, Dynamically Adjustable
  • 25-ps Step Analog Delay
  • 3.15-V to 3.45-V Operation
  • Package: 64-Pin WQFN (9.0 mm × 9.0 mm × 0.8 mm)

All trademarks are the property of their respective owners.

Texas Instruments  LMK04828SNKDTEP

The LMK04828-EP device is the industry’s highest performance clock conditioner withJESD204B support.

The 14 clock outputs from PLL2 can be configured to drive seven JESD204B converters orother logic devices using device and SYSREF clocks. SYSREF can be provided using both DC and ACcoupling. Not limited to JESD204B applications, each of the 14 outputs can be individuallyconfigured as high-performance outputs for traditional clocking systems.

The high performance combined with features like the ability to trade off between poweror performance, dual VCOs, dynamic digital delay, holdover, and glitchless analog delay make theLMK04828-EP ideal for providing flexible high-performance clocking trees.