text.skipToContent text.skipToNavigation

SCAN921821TSM/NOPB

Dual 18-Bit Serializer with Pre-Emphasis, IEEE 1149.1 (JTAG), and At-Speed BIST

Packaging

Package | PIN: NZD | 100
Temp: I (-40 to 85)
Carrier: Partial Tray
Qty Price
1-9 $13.88
10-24 $12.90
25-99 $12.45
100-249 $10.88
250-499 $10.35
500-749 $9.53
750-999 $8.55
1000+ $8.53

Features

  • 15-66 MHz Dual 18:1 Serializer with 2.376 Gbps Total Throughput
  • 8-level Selectable Pre-emphasis on Each Channel Drives Lossy Cables and Backplanes
  • >15kV HBM ESD Protection on Bus LVDS I/O Pins
  • Robust BLVDS Serial Data Transmission with Embedded Clock for Exceptional Noise Immunity and Low EMI
  • Power Saving Control Pin for Each Channel
  • IEEE 1149.1 JTAG Compliant
  • At-Speed BIST - PRBS Generation
  • No External Coding Required
  • Internal PLL, No External PLL Components Required
  • Single +3.3V Power Supply
  • Low Power: 260 mW (typ) Per Channel at 66 MHz with PRBS-15 Pattern
  • Single 3.3 V Supply
  • Fabricated with Advanced CMOS Process Technology
  • Industrial −40 to +85°C Temperature Range
  • Compact 100-ball NFBGA Package

All trademarks are the property of their respective owners.

Texas Instruments  SCAN921821TSM/NOPB

The SCAN921821 is a dual channel 18-bit serializer featuring signal conditioning, boundary SCAN, and at-speed BIST. Each serializer block transforms an 18-bit parallel LVCMOS/LVTTL data bus into a single Bus LVDS data stream with embedded clock. This single serial data stream with embedded clock simplifies PCB design and reduces PCB cost by narrowing data paths that in turn reduce PCB size and layers. The single serial data stream also reduces cable size, the number of connectors, and eliminates clock-to-data and data-to-data skew.

Each channel also has an 8-level selectable pre-emphasis feature that significantly extends performance over lossy interconnect. Each channel also has its own powerdown pin that saves power by reducing supply current when the channel is not being used.

The SCAN921821 also incorporates advanced testability features including IEEE 1149.1 and at-speed BIST PRBS pattern generation to facilitate verification of board and link integrity