text.skipToContent text.skipToNavigation

SN65LVDS19DRFT

2.5-V/3.3-V Oscillator Gain Stage/Buffer with Enable

Packaging

Package | PIN: DRF | 8
Temp: I (-40 to 85)
Carrier: Cut Tape
Qty Price
1-9 $4.36
10-24 $3.92
25-99 $3.65
100-249 $3.20
250-499 $3.00
500-749 $2.55
750-999 $2.15
1000+ $2.05

Features

  • Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
  • Clock Rates to 1 GHz
    • 250-ps Output Transition Times
    • 0.12 ps Typical Intrinsic Phase Jitter
    • Less than 630 ps Propagation Delay Times
  • 2.5-V or 3.3-V Supply Operation
  • 2-mm x 2-mm Small-Outline No-Lead Package
  • APPLICATIONS
    • PECL-to-LVDS Translation
    • Clock Signal Amplification

Texas Instruments  SN65LVDS19DRFT

These four devices are high frequency oscillator gain stages supporting both LVPECL or LVDS on the high gain outputs in 3.3-V or 2.5-V systems. Additionally, provides the option of both single-ended input (PECL levels on the SN65LVx18) and fully differential inputs on the SN65LVx19.

The SN65LVx18 provides the user a Gain Control (GC) for controlling the Q output from 300 mV to 860 mV either by leaving it open (NC), grounded, or tied to VCC. (When left open, the Q output defaults to 575 mV.) The Q on the SN65LVx19 defaults to 575 mV as well.

Both devices provide a voltage reference (VBB) of typically 1.35 V below VCC for use in receiving single-ended PECL input signals. When not used, VBB should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.