text.skipToContent text.skipToNavigation


Programmable 27-Bit Display Serial Interface Transmitter


Package | PIN: ZQE | 80
Temp: I (-40 to 85)
Carrier: Partial Tray
Qty Price
1-9 $4.53
10-24 $4.07
25-99 $3.81
100-249 $3.41
250-499 $3.19
500-749 $2.77
750-999 $2.40
1000+ $2.35


  • FlatLink™3G serial interface technology
  • Compatible with FlatLink3G receivers such as SN65LVDS302
  • Input supports 24-bit RGB video mode interface
  • 24-Bit RGB Data, 3 Control Bits, 1 Parity Bit and 2 Reserved Bits
    Transmitted over 1, 2 or 3 Differential Lines
  • SubLVDS Differential Voltage Levels
  • Effective Data Throughput up to 1755 Mbps
  • Three Operating Modes to Conserve Power
    • Active-Mode QVGA 17.4 mW (typ)
    • Active-Mode VGA 28.8 mW (typ)
    • Shutdown Mode ≠ 0.5 µA (typ)
    • Standby Mode ≠ 0.5 µA (typ)
  • Bus Swap for Increased PCB Layout Flexibility
  • 1.8-V Supply Voltage
  • ESD Rating > 2 kV (HBM)
  • Typical Application: Cameras, Embedded Computers
  • Pixel Clock Range of 4 MHz–65 MHz
  • Failsafe on all CMOS Inputs
  • Packaging: 80 Pin 5mm × 5mm µBGA®
  • Very low EMI meets SAE J1752/3 ′M′-spec

FlatLink is a trademark of Texas Instruments.
µBGA is a trademark of Texas Instruments.

Texas Instruments  SN65LVDS301ZQE

The SN65LVDS301 serializer device converts 27 parallel data inputs to 1, 2, or 3 Sub Low-Voltage Differential Signaling (SubLVDS) serial outputs. It loads a shift register with 24 pixel bits and 3 control bits from the parallel CMOS input interface. In addition to the 27 data bits, the device adds a parity bit and two reserved bits into a 30-bit data word. Each word is latched into the device by the pixel clock (PCLK). The parity bit (odd parity) allows a receiver to detect single bit errors. The serial shift register is uploaded at 30, 15, or 10 times the pixel-clock data rate depending on the number of serial links used. A copy of the pixel clock is output on a separate differential output.

FPC cabling typically interconnects the SN65LVDS301 with the display. Compared to parallel signaling, the LVDS301 outputs significantly reduce the EMI of the interconnect by over 20 dB. The electromagnetic emission of the device itself is very low and meets the meets SAE J1752/3 ′M′-spec.

The SN65LVDS301 supports three power modes (Shutdown, Standby and Active) to conserve power. When transmitting, the PLL locks to the incoming pixel clock PCLK and generates an internal high-speed clock at the line rate of the data lines. The parallel data are latched on the rising or falling edge of PCLK as selected by the external control signal CPOL. The serialized data is presented on the serial outputs D0, D1, D2 with a recreated PCLK generated from the internal high-speed clock, output on the CLK output. If PCLK stops, the device enters a standby mode to conserve power

The parallel (CMOS) input bus offers a bus-swap feature. The SWAP pin configures the input order of the pixel data to be either R[7:0]. G[7:0], B[7:0], VS, HS, DE or B[0:7]. G[0:7], R[0:7], VS, HS, DE. This gives a PCB designer the flexibility to better match the bus to the host controller pinout or to put the transmitter device on the top side or the bottom side of the PCB.

Two Link Select lines LS0 and LS1 control whether 1, 2 or 3 serial links are used. The TXEN input may be used to put the SN65LVDS301 in a shutdown mode. The SN65LVDS301 enters an active Standby mode if the input clock PCLK stops. This minimizes power consumption without the need for controlling an external pin. The SN65LVDS301 is characterized for operation over ambient air temperatures of –40°C to 85°C. All CMOS inputs offer failsafe features to protect them from damage during power-up and to avoid current flow into the device inputs during power-up. An input voltage of up to 2.165 V can be applied to all CMOS inputs while VDD is between 0V and 1.65V.