SN74AUC08RGYR

text.skipToContent text.skipToNavigation

SN74AUC08RGYR

Quadruple 2-Input Positive-AND Gate

Packaging

Package | PIN: RGY | 14
Temp: I (-40 to 85)
Carrier: Cut Tape
Qty Price
1-9 $0.68
10-24 $0.61
25-99 $0.56
100-249 $0.48
250-499 $0.45
500-749 $0.36
750-999 $0.29
1000+ $0.26

Features

  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Supports Partial-Power-Down Mode Operation
  • Sub-1-V Operable
  • Max tpd of 1.9 ns at 1.8 V
  • Low Power Consumption, 10-µA Max ICC
  • ±8-mA Output Drive at 1.8 V
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    – 2000-V Human-Body Model (A114-A)
    – 200-V Machine Model (A115-A)
    – 1000-V Charged-Device Model (C101)

Texas Instruments  SN74AUC08RGYR

This quadruple 2-input positive-AND gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

The SN74AUC08 device performs the Boolean function Y = A • B or Y = A • B in positive logic.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.