SN74LV74APWT

text.skipToContent text.skipToNavigation

SN74LV74APWT

Dual Positive-Edge-Triggered D-Type Flip-Flops

Packaging

Package | PIN: PW | 14
Temp: Q (-40 to 125)
Carrier: Cut Tape
Qty Price
1-9 $0.67
10-24 $0.60
25-99 $0.55
100-249 $0.47
250-499 $0.44
500-749 $0.36
750-999 $0.28
1000+ $0.26

Features

  • 2-V to 5.5-V VCC Operation
  • Maximum tpd of 8.5 ns at 5 V
  • Typical VOLP (Output Ground Bounce)
    < 0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
    > 2.3 V at VCC = 3.3 V, TA = 25°C
  • Support Mixed-Mode Voltage Operation on
    All Ports
  • Ioff Supports Partial-Power-Down
    Mode Operation
  • Latch-up Performance Exceeds 250 mA
    Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 500-V Charged-Device Model (C101)

Texas Instruments  SN74LV74APWT

These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V VCC operation.