SN74LVC1G79YZPR

text.skipToContent text.skipToNavigation

SN74LVC1G79YZPR

Single Positive-Edge-Triggered D-Type Flip-Flop

Packaging

Package | PIN: YZP | 5
Temp: I (-40 to 85)
Carrier: Cut Tape
Qty Price
1-9 $0.43
10-24 $0.38
25-99 $0.35
100-249 $0.30
250-499 $0.27
500-749 $0.21
750-999 $0.16
1000+ $0.14

Features

  • Available in the Texas Instruments
    NanoFree™ Package
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Supports Down Translation to VCC
  • Max tpd of 6 ns at 3.3 V and 50 pF load
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Ioff supports Partial-Power-Down Mode and Back-Drive Protection

All trademarks are the property of their respective owners.

Texas Instruments  SN74LVC1G79YZPR

The SN74LVC1G79 device is a singlepositive-edge-triggered D-type flip-flop that is designed for 1.65-V to 5.5-VVCC operation.

When data at the data (D) input meets the setup time requirement, the data is transferredto the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltagelevel and is not directly related to the rise time of the clock pulse. Following the hold-timeinterval, data at the D input can be changed without affecting the level at the output.

NanoFree™ packagetechnology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications usingIoff. The Ioff circuitry disables the outputs whenthe device is powered down. This inhibits current backflow into the device which prevents damage tothe device.