SN74LVC2G02YZPR

text.skipToContent text.skipToNavigation

SN74LVC2G02YZPR

Dual 2-Input Positive-NOR Gate

Packaging

Package | PIN: YZP | 8
Temp: Q (-40 to 125)
Carrier: Cut Tape
Qty Price
1-9 $0.63
10-24 $0.56
25-99 $0.51
100-249 $0.43
250-499 $0.39
500-749 $0.30
750-999 $0.23
1000+ $0.20

Features

  • Available in the Texas Instruments NanoFree Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 4.9 ns at 3.3 V
  • Low Power Consumption, 10-μA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce)
    <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
    >2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 1000-V Charged-Device Model (C101)

Texas Instruments  SN74LVC2G02YZPR

This dual 2-input positive-NOR gate is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC2G02 performs the Boolean function Y = A + B or Y = A • B in positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.