TAS5342ADDVR

text.skipToContent text.skipToNavigation

TAS5342ADDVR

100-W Stereo Digital Amplifier Power Stage

Packaging

Package | PIN: DDV | 44
Temp: C (0 to 70)
Carrier: Cut Tape
Qty Price
1-9 $7.13
10-24 $6.41
25-99 $5.99
100-249 $5.37
250-499 $5.01
500-749 $4.36
750-999 $3.78
1000+ $3.70

Features

  • Total Power Output (Bridge Tied Load)
    • 2 × 100 W at 10% THD+N Into 4 Ω
    • 2 × 80 W at 10% THD+N Into 6 Ω
    • 2 × 65 W at 10% THD+N Into 8 Ω
  • Total Power Output (Single Ended)
    • 4 × 40 W at 10% THD+N Into 3 Ω
    • 4 × 30 W at 10% THD+N Into 4 Ω
  • Total Power Output (Parallel Mode)
    • 1 × 200 W at 10% THD+N Into 2 Ω
    • 1 × 160 W at 10% THD+N Into 3 Ω
  • >110 dB SNR (A-Weighted With TAS5518 Modulator)
  • <0.1% THD+N (1 W, 1 kHz)
  • Supports PWM Frame Rates of 192 kHz to 432 kHz
  • Resistor-Programmable Current Limit
  • Integrated Self-Protection Circuitry, Including:
    • Under Voltage Protection
    • Overtemperature Warning and Error
    • Overload Protection
    • Short-Circuit Protection
    • PWM Activity Detector
  • Standalone Protection Recovery
  • Power-On Reset (POR) to Eliminate System Power-Supply Sequencing
  • High-Efficiency Power Stage (>90%) With 80-mΩ Output MOSFETs
  • Thermally Enhanced Package 44-Pin HTSSOP (DDV)
  • Error Reporting, 3.3-V and 5-V Compliant
  • EMI Compliant When Used With Recommended System Design

Texas Instruments  TAS5342ADDVR

The TAS5342A is a high-performance, integrated stereo digital amplifier power stage designed to drive a 4-Ω bridge-tied load (BTL) at up to 100 W per channel with low-harmonic distortion, low-integrated noise, and low-idle current.

The TAS5342A has a complete protection system integrated on-chip, safeguarding the device against a wide range of fault conditions that could damage the system. These protection features are short-circuit protection, over-current protection, under voltage protection, over temperature protection, and a loss of PWM signal (PWM activity detector).

A power-on-reset (POR) circuit is used to eliminate power-supply sequencing that is required for most power-stage designs.