text.skipToContent text.skipToNavigation

TL16C752CIPFBRQ1

Automotive Dual UART With 64-Byte FIFO

Packaging

Package | PIN: PFB | 48
Temp: T (-40 to 105)
Carrier: Cut Tape
Qty Price
1-9 $6.82
10-24 $6.14
25-99 $5.73
100-249 $5.14
250-499 $4.80
500-749 $4.17
750-999 $3.61
1000+ $3.54

Features

  • Q100 Automotive Qualified
  • SC16C752B and XR16M752 Pin Compatible With Additional Enhancements
  • Support 1.8-V, 2.5-V, 3.3-V, or 5-V Supply
  • Characterized for Operation from –40°C to +105°C
  • Supports up to:
    • 48-MHz Oscillator Input Clock (3 Mbps) for 5-V Operation
    • 32-MHz Oscillator Input Clock (2 Mbps) for 3.3-V Operation
    • 24-MHz Input Clock (1.5 Mbps) for 2.5-V Operation
    • 16-MHz Input Clock (1 Mbps) for 1.8-V Operation
  • 64-Byte Transmit/Receive FIFO
  • Software-Selectable Baud-Rate Generator
  • Programmable and Selectable Transmit and Receive FIFO Trigger Levels for DMA, Interrupt Generation, and Software or Hardware Flow Control
  • Software/Hardware Flow Control
    • Programmable Xon and Xoff Characters With Optional Xon Any Character
    • Programmable Auto-RTS and Auto-CTS-Modem Control Functions (CTS, RTS, DSR, DTR, RI, and CD)
  • DMA Signaling Capability for Both Received and Transmitted Data on PN Package
  • RS-485 Mode Support
  • Infrared Data Association (IrDA) Capability
  • Programmable Sleep Mode
  • Programmable Serial Interface Characteristics
    • 5, 6, 7, or 8-Bit Characters With 1, 1.5, or 2 Stop Bit Generation
    • Even, Odd, or No Parity Bit Generation and Detection
  • False Start Bit and Line Break Detection
  • Internal Test and Loopback Capabilities

All trademarks are the property of their respective owners.

Texas Instruments  TL16C752CIPFBRQ1

The TL16C752CI-Q1 is a dual universal asynchronous receiver transmitter (UART) with 64-byte FIFOs, automatic hardware and software flow control, and data rates up to 3 Mbps. The device offers enhanced features. It has a transmission Character control register (TCR) that stores received FIFO threshold level to start or stop transmission during hardware and software flow control.

For all available packages, see the orderable addendum at the end of the data sheet.

All trademarks are the property of their respective owners.

With the FIFO RDY register, the software gets the status of TXRDY or RXRDY for all two ports in one access. On-chip status registers provide the user with error indications, operational status, and modem interface control. System interrupts may be tailored to meet user requirements. An internal loop-back capability allows onboard diagnostics. The TL16C752CI-Q1 incorporates the functionality of two UARTs, each UART having its own register set and FIFOs. The two UARTs share only the data bus interface and clock source, otherwise they operate independently. Another name for the UART function is asynchronous communications element (ACE), and these terms are used interchangeably. The bulk of this document describes the behavior of each ACE, with the understanding that two such devices are incorporated into the TL16C752CI-Q1 device.