text.skipToContent text.skipToNavigation


Dual-Channel 10Gbps Multi-Rate Transceiver


Package | PIN: CTR | 144
Temp: I (-40 to 85)
Carrier: Partial Tray
Qty Price
1-9 $40.90
10-24 $38.24
25-99 $37.03
100-249 $32.91
250-499 $32.67
500-749 $30.73
750-999 $27.59
1000+ $27.50


  • Dual-Channel, 10-Gbps, Multi-Rate Transceiver
  • Supports All CPRI and OBSAI Data Rates From 1 Gbps to 10 Gbps
  • Integrated Latency Measurement Function, Accuracy up to 814 ps
  • Supports SERDES Operation With up to 10-Gbps Data Rate on the High-Speed Side and up to 5G bps on the Low-Speed Side
  • Differential CML I/Os on Both High-Speed and Low-Speed Sides
  • Shared or Independent Reference Clock Per Channel
  • Loopback Capability on Both High-Speed and Low-Speed Sides, OBSAI Compliant
  • Supports Data Retime Operation
  • Supports PRBS 27-1, 223-1 and 231-1 and High-Frequency, Low-Frequency, Mixed-Frequency, and CRPAT Long and Short Pattern Generation and Verification
  • Two Power Supplies: 1-V Core, and 1.5-V or 1.8-V I/O
  • Transmit De-Emphasis and Receive Adaptive Equalization to Allow Extended Backplane or Cable Reach on Both High-Speed and Low-Speed Sides
  • Programmable Transmit Output Swing on Both High-Speed and Low-Speed Sides.
  • Minimum Receiver Differential Input Threshold of 100 mVpp
  • Loss-of-Signal (LOS) Detection
  • Interface to Backplanes, Passive and Active Copper Cables, or SFP/SFP+ Optical Modules
  • Hot Plug Protection
  • JTAG; IEEE 1149.1 Test Interface
  • MDIO; IEEE 802.3 Clause-22 Support
  • 65-nm Advanced CMOS Technology
  • Industrial Ambient Operating Temperature (–40°C to 85°C) at Full Rate
  • Power Consumption: 1.6 W Typical
  • Device Package: 13-mm × 13-mm, 144-pin PBGA, 1-mm Ball-Pitch

All trademarks are the property of their respective owners.

Texas Instruments  TLK10002CTR

The TLK10002 device is a dual-channel, multi-rate transceiver intended for use inhigh-speed bidirectional point-to-point data transmission systems. It has special support for thewireless base station Remote Radio Head (RRH) application, but may also be used in other high-speedapplications. It supports all the CPRI and OBSAI rates from 1.2288 Gbps to 9.8304 Gbps.

The TLK10002 performs 1:1, 2:1 and 4:1 serialization of the 8B/10B encoded data streamspresented on its low-speed (LS) side data inputs. The serialized 8B/10B encoded data is presentedon the high-speed (HS) side outputs. Likewise, the TLK10002 performs 1:1, 1:2 and 1:4deserialization of 8B/10B encoded data streams presented on its high-speed side data inputs. Thedeserialized 8B/10B encoded data is presented on the low-speed side outputs. Depending on theserialization or deserialization ratio, the low-speed side data rate can range from 0.5 Gbps to 5Gbps and the high-speed side data rate can range from 1 Gbps to 10 Gbps. Both low-speed andhigh-speed side data inputs and outputs are of differential current mode logic (CML) type withintegrated termination resistors. In the 1:1 mode, the input can be raw (non-8B/10B encoded) data,allowing for transmission of PRBS data through the device.

The TLK10002 performs data serialization or deserialization and clock extraction as aphysical layer interface device. Flexible clocking schemes are provided to support variousoperations. They include the support for clocking with an externally-jitter-cleaned clock recoveredfrom the high-speed side.

The TLK10002 provides two low-speed side and two high-speed side loopback modes forself-test and system diagnostic purposes.

The TLK10002 has built-in pattern generation and verification to help in system tests.The low speed side supports generation and verification of PRBS 27-1,223-1, and 231-1 patterns. In addition tothose PRBS patterns, the high-speed side supports High, Low, Mixed, and CRPAT long and shortpattern generation and verification.

The TLK10002 has an integrated loss-of-signal (LOS) detection function on both high-speedand low-speed sides. LOS is asserted in conditions where the input differential voltage swing isless than the LOS assert threshold. The input differential voltage swing must exceed the de-assertthreshold for the LOS condition to be cleared.

Lane alignment for each channel is achieved through a proprietary lane alignment schemeimplemented on the low-speed side interface. The interfaced upstream link partner device needs toimplement the lane alignment scheme for the correct link operation. Normal link operation resumesonly after lane alignment is achieved.

The two TLK10002 channels are fully independent. They can be operated with differentreference clocks, at different data rates, and with different serialization or deserializationratios.

The low-speed side of the TLK10002 is ideal for interfacing with an FPGA or ASIC locatedon the same local physical system. The high-speed side is ideal for interfacing with remote systemsthrough an optical fiber, an electrical cable, or a backplane interface. The TLK10002 supportsoperation with SFP and SFP+ optical modules.