text.skipToContent text.skipToNavigation


Low-Power Stereo CODEC With Integrated Class-D Speakers, Earpiece Driver, DirectPath™


Package | PIN: YZF | 81
Temp: I (-40 to 85)
Carrier: Cut Tape
Qty Price
1-9 $6.65
10-24 $5.98
25-99 $5.59
100-249 $5.01
250-499 $4.68
500-749 $4.07
750-999 $3.52
1000+ $3.45


  • Stereo Audio DAC With 101=dB SNR
  • 2.7-mW Stereo 48-kHz DAC Playback
  • Stereo Audio ADC With 93-dB SNR
  • 5.6-mW Stereo 48-kHz ADC Record
  • 8 kHz to 192 kHz Playback and Record
  • 30-mW DirectPath™ Headphone Driver
    Eliminates Large Output DC-Blocking Capacitors
  • 128-mW Differential Receiver Output Driver
  • Stereo Class-D Speaker Drivers
    • 1.7 W (8 Ω, 5.5 V, 10% THDN)
    • 1.4 W (8 Ω, 5.5 V, 1% THDN)
  • Stereo Line Outputs
  • PowerTune™ - Adjusts Power vs SNR
  • Extensive Signal Processing Options
  • Eight Single-Ended or 4 Fully-Differential Analog
  • Stereo Digital and Analog Microphone Inputs
  • Low Power Analog Bypass Mode
  • Programmable PLL, Plus Low-Frequency Clocking
  • Programmable 12-Bit SAR ADC
  • SPI and I2C Control Interfaces
  • Three Independent Digital Audio Serial Interfaces
  • 4.81 mm × 4.81 mm × 0.625 mm 81-Ball WCSP
    (YZF) Package

Texas Instruments  TLV320AIC3212IYZFR

The TLV320AIC3212 (also referred to as the AIC3212) device is a flexible, highly-integrated, low-power, low-voltage stereo audio codec. The AIC3212 features digital microphone inputs and programmable outputs, PowerTune capabilities, selectable audio-processing blocks, predefined and parameterizable signal processing blocks, integrated PLL, and flexible audio interfaces. Extensive register-based control of power, input and output channel configuration, gains, effects, pin-multiplexing and clocks are included, allowing the device to be precisely targeted to its application.

Combined with the advanced PowerTune technology, the device can execute operations from 8-kHz mono voice playback to stereo 192-kHz DAC playback, making it ideal for portable battery-powered audio and telephony applications.

The record path of the TLV320AIC3212 covers operations from 8-kHz mono to 192-kHz stereo recording, and contains programmable input channel configurations which cover single-ended and differential setups, as well as floating or mixing input signals. It also provides a digitally-controlled stereo microphone preamplifier and integrated microphone bias. One application of the digital signal processing blocks is removable of audible noise that may be introduced by mechanical coupling, for example, optical zooming in a digital camera. The record path can also be configured as a stereo digital microphone Pulse Density Modulation (PDM) interface typically used at 64 Fs or 128 Fs.

The playback path offers signal processing blocks for filtering and effects; headphone, line, receiver, and Class-D speaker outputs; flexible mixing of DAC; and analog input signals as well as programmable volume controls. The playback path contains two high-power DirectPath headphone output drivers which eliminate the need for ac coupling capacitors. A built in charge pump generates the negative supply for the ground centered headphone drivers. These headphone output drivers can be configured in multiple ways, including stereo, and mono BTL. In addition, playback audio can be routed to integrated stereo Class-D speaker drivers or a differential receiver amplifier.

The integrated PowerTune technology allows the device to be tuned to just the right power-performance trade-off. Mobile applications frequently have multiple use cases requiring very low-power operation while being used in a mobile environment. When used in a docked environment power consumption typically is less of a concern while lowest possible noise is important. With PowerTune the TLV320AIC3212 can address both cases.

The required internal clock of the TLV320AIC3212 can be derived from multiple sources, including the MCLK1 pin, the MCLK2 pin, the BCLK1 pin, the BCLK2 pin, several general purpose I/O pins or the output of the internal PLL, where the input to the PLL again can be derived from similar pins. Although using the internal fractional PLL ensures the availability of a suitable clock signal, TI does not recommend this for the lowest power settings. The PLL is highly programmable and can accept available input clocks in the range of 512 kHz to 50 MHz. To enable even lower clock frequencies, an integrated low-frequency clock multiplier can also be used as an input to the PLL.

The TLV320AIC3212 has a 12-bit SAR ADC converter that supports system voltage measurements. These system voltage measurements can be sourced from three dedicated analog inputs (IN1L/AUX1, IN1R/AUX2, or VBAT pins), or, alternatively, an on-chip temperature sensor that can be read by the SAR ADC.

The TLV320AIC3212 also features three full Digital Audio Serial Interfaces, each supporting I2S, DSP/TDM, RJF, LJF, and mono PCM formats. This enables the digital playback (DAC) and record (ADC) paths to select from three independent digital audio buses or chips.

The device is available in the 4.81 mm × 4.81 mm × 0.625 mm 81-Ball WCSP (YZF) package.