TPS51116PWPR

text.skipToContent text.skipToNavigation

TPS51116PWPR

DDR1, DDR2, DDR3 Switcher and LDO

Packaging

Package | PIN: PWP | 20
Temp: I (-40 to 85)
Carrier: Cut Tape
Qty Price
1-9 $2.10
10-24 $1.89
25-99 $1.76
100-249 $1.54
250-499 $1.45
500-749 $1.23
750-999 $1.04
1000+ $0.99

Features

  • Synchronous Buck Controller (VDDQ)
    • Wide-Input Voltage Range: 3.0-V to 28-V
    • D−CAP™ Mode with 100-ns Load Step Response
    • Current Mode Option Supports Ceramic Output Capacitors
    • Supports Soft-Off in S4/S5 States
    • Current Sensing fromRDS(on) or Resistor
    • 2.5-V (DDR), 1.8-V (DDR2), Adjustable to
      1.5-V (DDR3), 1.35-V (DDR3L), 1.2-V (LPDDR3 and DDR4) or
      Output Range 0.75-V to 3.0-V
    • Equipped with Powergood, Overvoltage Protection and UndervoltageProtection
  • 3-A LDO (VTT), Buffered Reference (VREF)
    • Capable to Sink and Source 3 A
    • LDO Input Available to Optimize Power Losses
    • Requires only 20-µF Ceramic Output Capacitor
    • Buffered Low Noise 10-mA VREF Output
    • Accuracy ±20 mV for both VREF and VTT
    • Supports High-Z in S3 and Soft-Off in S4/S5
    • Thermal Shutdown

All trademarks are the property of their respective owners.

Texas Instruments  TPS51116PWPR

The TPS51116 provides a complete power supply for DDR/SSTL-2, DDR2/SSTL-18, DDR3/SSTL-15,DDR3L, LPDDR3 and DDR4 memory systems. It integrates a synchronous buck controller with a 3-Asink/source tracking linear regulator and buffered low noise reference. The device offers thelowest total solution cost in systems where space is at a premium. The synchronous controller runsfixed 400-kHz, pseudo-constant frequency PWM with an adaptive on-time control that can beconfigured in D-CAP™ Mode for ease of use and fastest transientresponse or in current mode to support ceramic output capacitors. The 3-A sink/source LDO maintainsfast transient response only requiring 20-µF (2 × 10 µF) of ceramic output capacitance. Inaddition, the LDO supply input is available externally to significantly reduce the total powerlosses. The device supports all of the sleep state controls placing VTT at high-Z in S3 (suspend toRAM) and discharging VDDQ, VTT and VTTREF (soft-off) in S4/S5 (suspend to disk). The device has allof the protection features including thermal shutdown and is offered in both a 20-pin HTSSOPPowerPAD™ package and 24-pin 4 × 4 QFN.