TPS7A8801RTJT

text.skipToContent text.skipToNavigation

TPS7A8801RTJT

Dual 1A Low-Noise (3.8μVRMS) LDO Voltage Regulator

Packaging

Package | PIN: RTJ | 20
Temp: Q (-40 to 125)
Carrier: Cut Tape
Qty Price
1-9 $3.99
10-24 $3.59
25-99 $3.35
100-249 $3.01
250-499 $2.81
500-749 $2.44
750-999 $2.11
1000+ $2.07

Features

  • Two Independent LDO Channels
  • Low Output Noise: < 3.8 µVRMS (10 Hz–100 kHz)
  • Low Dropout: 200 mV (Max) at 1 A
  • Wide Input Voltage Range: 1.4 V to 6.5 V
  • Wide Output Voltage Range: 0.8 V to 5.0 V
  • High Power-Supply Ripple Rejection:
    • 75 dB at DC
    • 40 dB at 100 kHz
    • 40 dB at 1 MHz
  • 1.0% Accuracy Over Line, Load, and Temperature
  • Excellent Load Transient Response
  • Adjustable Start-Up In-Rush Control
  • Selectable Soft-Start Charging Current
  • Independent Open-Drain Power-Good (PG) Outputs
  • Stable with a 10-µF or Larger Ceramic Output Capacitor
  • 4-mm × 4-mm, 20-Pin WQFN Package

Texas Instruments  TPS7A8801RTJT

The TPS7A88 is a dual, low-noise (3.8 µVRMS), low-dropout (LDO) voltage regulator capable of sourcing 1 A per channel with only 200 mV of maximum dropout.

The TPS7A88 provides the flexibility of two independent LDOs and approximately 50% smaller solution size than two single-channel LDOs. Each output is adjustable with external resistors from 0.8 V to 5.0 V. The TPS7A88 wide input-voltage range supports operation as low as 1.4 V and up to 6.5 V.

With 1% output voltage accuracy (over line, load, and temperature) and soft-start capabilities to reduce in-rush current, the TPS7A88 is ideal for powering sensitive analog low-voltage devices [such as voltage-controlled oscillators (VCOs), analog-to-digital converters (ADCs), digital-to-analog converters (DACs), high-end processors, and field-programmable gate arrays (FPGAs)].

The TPS7A88 is designed to power up noise-sensitive components such as those found in high-speed communication, video, medical, or test and measurement applications. The very low 4-µVRMS output noise and wideband PSRR (40 dB at 1 MHz) minimizes phase noise and clock jitter. These features maximize performance of clocking devices, ADCs, and DACs.