text.skipToContent text.skipToNavigation


IEEE 1394-1995, 3.3V, 1-port, 50/100Mbps, Backplane PHY


Package | PIN: PFB | 48
Temp: C (0 to 70)
Carrier: Partial Tray
Qty Price
1-9 $11.05
10-24 $10.27
25-99 $9.91
100-249 $8.66
250-499 $8.24
500-749 $7.58
750-999 $6.81
1000+ $6.79


  • Provides a Backplane 1394 Environment That Supports an Asynchronous Transfer Rate of 50 or 100 Mbits/s Across 2 Etches
  • Single 3.3-V Supply Operation With 5-V Tolerance on the Transceiver Receive Interface
  • Allows Utilization of 3-State Drivers as Well as Open-Collector Drivers
  • Software Compatible With the TSB14CO1APM
  • Enhanced Compatibility With the 1394 Cable Link Layer. Compatible With 1394-1995 and 1394a-2000 Link Layers; PHY/link Interface is 1394a Compliant (1)
  • Supports Provisions of IEEE 1394-1995 (2)(3)
  • Extensive Testability and Debug Functions Added. Expanded Register Set Including Automatic Saving of ID and Priority for Last Node Winning Arbitration
  • 100 MHz or 50 MHz Oscillator Provides Transmit, Receive Data, and Link Layer Controller (LLC) Clocks
  • Logic Performs System Initialization Arbitration Functions. Encode And Decode Functions Included for Data-Strobe Bit Level Encoding. Incoming Data Resynchronized to Local Clock.
  • Operates Over the Extended Temperature Ranges of 0°C to 70°C (no suffix), –40°C to 85°C (I suffix) and –40°C to 105°C (T suffix)
  • Packaged in the Very Compact 48-Pin 7 x 7 x 1 mm PFB Package

(1) IEEE Std 1394a-2000, IEEE Standard for a High Performance Serial Bus - Amendment 1
(2)IEEE Std 1394-1995, IEEE Standard for a High Performance Serial Bus
(3) Implements technology covered by one or more patents of Apple Computer, Inc. and ST Microelectronics.

3-State means a drvicer may drive high, low or may be placed in a high-impedance state.

Texas Instruments  TSB14AA1APFB

The TSB14AA1A (TSB14AA1A refers to all three devices: TSB14AA1A, TSB14AA1AI, and TSB14AA1AT) is the second-generation 1394 backplane physical layer device. It is recommended for use in all new designs instead of the first generation TSB14C01A. It provides the physical layer functions needed to implement a single port node in a backplane based 1394 network. The TSB14AA1A provides two pins for transmitting, two for receiving, and two pins to externally control the transceivers for data and strobe. In addition to supporting open-collector drivers, the TSB14AA1A can also support 3-state(1) (high-impedance) drivers. The TSB14AA1A is not designed to drive the backplane directly; this function must be provided externally. The TSB14AA1A is designed to interface with a link-layer controller (LLC), such as the TSB12LV01B, TSB12LV32, TSB12LV21B, etc.

The TSB14AA1A requires an external 98.304-MHz reference oscillator input for S100 asynchronous only operation or 49.152-MHz for S50 asynchronous only operation. Two clock select pins (CLK_SEL0, CLK_SEL1) select the speed mode for the TSB14AA1A (see Table 1-1). For S100 operation, the 98.304-MHz reference signal is internally divided to provide the 49.152-MHz system clock signals used to control transmission of the outbound encoded strobe and data information. The 49.152-MHz clock signal is also supplied to the associated LLC for synchronization of the two chips and is used for resynchronization of the received data. For S50 operation, a 49.152-MHz reference signal is used. This reference signal is internally divided to provide the 24.576-MHz system clock signals for S50 operations.

During packet transmit, data bits to be transmitted are received from the LLC on two parallel paths and are latched internally in the TSB14AA1A in synchronization with the system clock. These bits are combined serially, encoded, and transmitted as the outbound data-strobe information stream. During transmit, the encoded data information is transmitted on TDATA, and the encoded strobe information is transmitted on TSTRB.

During packet reception, the data information is received on RDATA and strobe information is received on RSTRB. The received data and strobe information is decoded to recover the received clock signal and the serial data bits, which are resynchronized to the local system clock. The serial data bits are split into two parallel streams and sent to the associated LLC. The PHY-Link interface has been made compliant to IEEE 1394a-2000 including timing and transfer of register 0 to the link-layer automatically after every 1394 bus reset.

The TSB14AA1A is a 3.3 V device that provides LVCMOS level outputs. The TSB14AA1A is an asynchronous only device.