text.skipToContent text.skipToNavigation

CD74HC40105M96 正在供货

高速 CMOS 逻辑 4 位 x 16 字 FIFO 寄存器

库存: 9,286
 
有可用定制卷带

查看产品文件夹 CD74HC40105
下载
下载数据表 

与 CD74HC40105M96E4 相同 该器件型号与以上所列器件型号完全相同。您可仅批量订购上面所列的器件型号。

封装信息

封装 | 引脚: SOIC (D) | 16
温度: M (-55 to 125)
包装数量 | 包装类型: 2,500 | LARGE T&R
有可用定制卷带
查看更多封装信息

质量信息

RoHS
REACH
铅涂层/焊球材料 NIPDAU
MSL 等级/回流焊峰 Level-1-260C-UNLIM
材料成分 查看
MTBF/FIT 率 查看
资质摘要 查看
正在进行的可靠性监控 查看
器件标记 查看

产品特性

  • Independent Asynchronous Inputs and Outputs
  • Expandable in Either Direction
  • Reset Capability
  • Status Indicators on Inputs and Outputs
  • Three-State Outputs
  • Shift-Out Independent of Three-State Control
  • Fanout (Over Temperature Range)
    • Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
    • Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
  • Wide Operating Temperature Range . . . -55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
    • 2V to 6V Operation
    • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • HCT Types
    • 4.5V to 5.5V Operation
    • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
    • CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH
  • Applications
    • Bit-Rate Smoothing
    • CPU/Terminal Buffering
    • Data Communications
    • Peripheral Buffering
    • Line Printer Input Buffers
    • Auto-Dialers
    • CRT Buffer Memories
    • Radar Data Acquisition

描述

The ’HC40105 and ’HCT40105 are high-speed silicon-gate CMOS devices that are compatible, except for "shift-out" circuitry, with the CD40105B. They are low-power first-in-out (FIFO) "elastic" storage registers that can store 16 four-bit words. The 40105 is capable of handling input and output data at different shifting rates. This feature makes particularly useful as a buffer between asynchronous systems.

Each work position in the register is clocked by a control flip-flop, which stores a marker bit. A "1" signifies that the position’s data is filled and a "0" denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the "0" state and sees a "1" in the preceeding flip-flop, it generates a clock pulse that transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to "0". The first and last control flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripple through to the output end, the status of the first control flip-flop (DATA-IN READY) indicates if the FIFO is full, and the status of the last flip-flop (DATA-OUT READY) indicates if the FIFO contains data. As the earliest data are removed from the bottom of the data stack (the output end), all data entered later will automatically propagate (ripple) toward the output.

数量 单价
1-99 $0.741
100-249 $0.570
250-999 $0.420
1,000+ $0.300