text.skipToContent text.skipToNavigation

SN74F163ADR 正在供货

同步 4 位二进制计数器

库存: 4,995
 
有可用定制卷带

查看产品文件夹 SN74F163A
下载
下载数据表 

封装信息

封装 | 引脚: SOIC (D) | 16
温度: C (0 to 70)
包装数量 | 包装类型: 2,500 | LARGE T&R
有可用定制卷带
查看更多封装信息

质量信息

RoHS
REACH
铅涂层/焊球材料 NIPDAU
MSL 等级/回流焊峰 Level-1-260C-UNLIM
材料成分 查看
MTBF/FIT 率 查看
资质摘要 查看
正在进行的可靠性监控 查看
器件标记 查看

产品特性

  • Internal Look-Ahead Circuitry for Fast Counting
  • Carry Output for N-Bit Cascading
  • Fully Synchronous Operation for Counting

描述

This synchronous, presettable, 4-bit binary counter has internal carry look-ahead circuitry for use in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that normally are associated with asynchronous (ripple-clock) counters. However, counting spikes can occur on the ripple-carry (RCO) output. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of CLK.

This counter is fully programmable. That is, it can be preset to any number between 0 and 15. Because presetting is synchronous, a low logic level at the load (LOAD\) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of ENP and ENT.

The clear function is synchronous, and a low logic level at the clear (CLR\) input sets all four of the flip-flop outputs to low after the next low-to-high transition of the clock, regardless of the levels of ENP and ENT. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications, without additional gating. This function is implemented by the ENP and ENT inputs and an RCO output. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled, produces a high-logic-level pulse while the count is 15 (HHHH). The high-logic-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

The SN74F163A features a fully independent clock circuit. Changes at ENP, ENT, or LOAD\ that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the setup and hold times.

数量 单价
1-99 $0.45
100-249 $0.31
250-999 $0.24
1,000+ $0.16